
# ED2900A

THE AM29203 EVALUATION BOARD EXERCISES & LABORATORIES



#### ED2900A

## **EVALUATION BOARD EXERCISES/LABORATORIES**

A. - Overview of Am29203 Evaluation Board

B. - Laboratory 1 Introduction to Evaluation Board Monitor


C. - Exercise 1 Am2910 Sequencer

D. - Laboratory 2 Microprogramming the Sequencer

E. - Exercise 2 Am29203 ALU

F. - Laboratory 3 Microprogramming the ALU Basic Functions

Appendix A Evaluation Board Field Definitions



## ED2900A/B

# OVERVIEW OF THE Am29203 EVALUATION BOARD FOR USE IN ED2900A/B LABORATORIES

7	THE AMEDICOS EVALUACION DOALG CHANACCE ISCICS			
II	Architecture			
III	The Primary System Architecture			
IV	The Primary System Microword Format			
٧	The Primary System CCU Architecture			
VI	Primary System Pipeline Registers			
VII	Primary System Mapping PROM			
	A. Design Approach			
	B. Mapping PROM Layout			
VIII	Primary System Writeable Control Store (WCS)			
IX	The Primary System ALU Architecture			
Χ	The Primary System Memory and I/O			
XI	Microinstruction Field Overlay			
XII	Microinstruction Field Encoding			



## I. The Am29203 Evaluation Board Characteristics

- Stand-alone evaluation board for AMD bit-slice components
- Requires only power supply and CRT terminal
- Architecture represents typical 16-bit computer
- Built in Monitor allows:
  - Loading and displaying of writeable control store
  - Loading and displaying of macro memory
  - Loading and displaying of ALU registers
  - Loading and displaying of pipeline registers
  - Loading and displaying of the macro IR
  - Loading and displaying the Am2904 status registers
  - Setting breakpoints to control execution
  - Starting execution at any microaddress
  - Running built-in test routines
- Demonstrates microprogramming of the Am2900 family:
  - Am2910 sequencer
  - Am29203 arithmetic/logic unit (ALU)
  - Am2904 status and shift control unit

#### II. Architecture

- See Figure EB-1
- Actually two systems
  - Two Am2910 sequencers
  - Two control stores and pipeline registers
  - One shared 16-bit Am29203-based ALU
- The Monitor controls the board operation
  - Transparent to the user
  - Allows interface to the controlling CRT
  - Executes the Monitor program (in microcode)
  - Controls execution of the Primary System
  - Allows examining and changing the Primary System state
- The Primary System is the system we will examine
  - Standard 16-bit architecture
  - Features Am29203, Am2910 and Am2904




Figure EB-1. Evaluation Board Overview

## III. The Primary System Architecture

- See Figure EB-2
- e ccu
  - Uses 8-bit opcode through mapping PROM
  - Uses Am2910 sequencer
  - Has 1K x 48 bits of writeable control store
  - Has separate pipeline register
  - Uses decoding on some pipeline fields
  - Condition codes come from the Am2904 test mux
  - Am2910 CCEN is controllable from pipeline for forced pass
- ALU
  - Am29203
  - Uses Am2904 for shift linkage and carry-in MUX
  - A & B addresses come from IR or pipeline
  - Addresses 1K on board RAM via A-bus
  - Data transfers to/from RAM via Y-bus
  - Receives constants from pipeline via B-bus
- I/O
  - Second I/O UART is connected to the Y-bus
  - Uses memory-addressed I/O
  - Can drive a CRT, printer or similar devices
- Miscellaneous Features
  - Many signals available at connectors for expansion
  - Macro instruction set can be downloaded into WCS




Figure EB-2. Primary-System Architecture

#### IV. The Primary System Microword

- 48-bits wide
- Bits 31-16 control the Am2904
  - Bits 19-16 are three overlaid fields
  - Bit 21 selects command field
  - Command field decoded by PROM
- Bit 15 is breakpoint bit (set and cleared by Monitor)
- Bits 13-4 make up the branch address field
  - Can be turned off by PL on Am2910
  - Bits 11-4 are three overlaid fields
    - -- Lowest 8 bits of branch address
    - -- ALU register addresses
    - -- Constant value for ALU




Figure EB-3.

## V. The Primary System CCU Architecture

- See Figure EB-4
- 8-bits of machine level opcode
- 10-bits of control-store addressing
- Two Am2910 D-input sources controlled by Am2910 OE lines
  - Routine starting address from mapping PROM
  - Branch address from pipeline register
- All Am2910 instructions available
- Vector-map-enable not used on this board
- e Condition-code input comes from Am2904
- CCEN controlled from pipeline for forced pass
- 1K x 48-bit Writeable Control Store (WCS)
- Separate pipeline register has tri-state section
- A PROM is used to decode a command field of the microinstruction




Figure EB-4. Primary-System CCU Architecture

## Primary System Sequencer

- Am2910 sequencer is used. See Figure EB-5.
- 10 of the 12 address lines are used
- RLD tied high (unused)
- CC driven from Am2904 (condition code MUX and test)
- CCEN driven from pipeline through decoding PROM
- Next-address instructions come from pipeline
- OE controlled by Monitor
- PL controls tri-state section of pipeline
- MAP controls output of mapping PROM
- VECT not used
- CI (carry-in) tied high (normal operation)
- FULL not used




Figure EB-5. Am2910 Structure

## Primary System Sequencer - Cont'd

- All 16 Am2910 instructions are usable with some restrictions.
   See Figure EB-6.
- CJV will conditionally jump to address 3FF
- CCEN must be used for forced pass
- No forced-fail condition is available
   (i.e. you cannot do a PUSH without loading the counter)
- Counter field is only 10-bits wide (max count = 1023)




Figure EB-6. Am2910 Instruction Set

# VI. Primary System Pipeline Registers

- Only the Branch Address/Count field is tri-stated:
  - Tri-state enable comes from Am2910 PL
- Am2910 instruction field always enabled
- CCEN comes from decoding PROM
- LDIR (load the instruction register) comes from decoding PROM
- We will discuss the microword details shortly

#### VII. Primary System Mapping PROM

(see Figure EB-7)

#### A. Design Approach

- Maps opcodes to WCS addresses
- Based on a compromise 8-bit PROM approach
  - Uses only one chip
  - Maps to every words (even addresses) in WCS
- 8-bit opcode mapped to 10-bit microcode address -- achieved by two constraints:
  - All output addresses are even. The LSB of the address is tied low.
  - MSB of opcode is tied to MSB of output address so that 128 opcodes with MSB=Ø map to any of 256 even addresses <512 & 128 opcodes with MSB=1 map to any of 256 even addresses >=512

## B. Mapping PROM Layout

- Upper 512 words of WCS are loaded with example microcode
  - All op codes start with 1
  - Automatically loaded on reset
  - Manually loaded using LI
  - Supports example macro instruction set
  - Op codes mapped to fit microroutines
- Lower 512 words intended for user routines
  - All op codes start with Ø
  - All 512 locations available
  - Op codes mapped to evenly spaced addresses
  - Four microwords are available for each op code
  - Larger routines invalidate the next op code(s)
- The user can replace the PROM to provide other mappings





Figure EB-7. Mapping PROM Configuration

# VIII. Primary System Writeable Control Store (WCS)

- 1K x 48-bit RAM used for storing microcode
- Loaded under Monitor control
- Upper 512 words loaded with example microcode
  - Loaded at board initialization
  - Can be overwritten by user routines
- In production environment, usually ROMs, PROMs, or Registered PROMs are used

#### IX. The Primary System ALU Architecture

- Four Am29203s connected in ripple-carry architecture. See Figure EB-8.
- Y-bus is the primary data transfer bus
- A-bus is used for addressing memory and I/O
   No explicit MAR is used
- B-bus is a data input from the pipeline
- A, B addresses can come from the IR or pipeline
- Am2904 provides all ALU support
  - Carry-in MUX
  - RAM and Q shifter MUXs
  - Micro and Macro status registers
  - Condition-code MUX and test selection
- Y-bus allows Am2904 contents to be saved in memory






Figure EB-8. Primary-System ALU Architecture

## X. The Primary System Memory and I/O

- All addressing via the A-bus
- I/O addressed just like memory
- Memory enable and read/write control from decoding PROM
- Address space divided
  - 1K x 16-bit RAM
  - 4K x 16-bit PROM for microcode examples (downloaded to WCS on Monitor command)
  - Two I/O addresses for second UART
  - 32K for offboard memory
- All data transfers via the Y-bus




Figure EB-9. Memory and I/O Architecture

#### XI. Microinstruction Field Overlays

- Two areas of overlay occur on the Evaluation Board
- Bits 13-4 actually have four overlaid fields!
  - Micro Branch Address for Am2910
  - Counter value (10-bits only) for Am2910
  - Ra and Rb register addresses for Am29203
  - Constant value for the Am29203 via the B-bus
  - For example, CJP cannot be done if Ra, Rb are specified
- These fields require bit steering:
  - Branch Address selected by Am2910 instruction
  - Counter selected by Am2910 instruction
  - Ra. Rb selected by bits 47-45
  - Constant is selected by  $\overline{\text{CON}}$  from the decoder
- Bits 19-16 have two overlaid fields
  - Am2904 Shift Control
  - Encoded-command field
- Status-Enable field selected by bit 22
- Shift-Control field selected by bit 20
- Encoded-Command field selected by bit 21
- This overlaying imposes some limitations on parallel operations




Figure EB-10. Microword and Decoding PROM

## XII. Microinstruction Field Encoding

- Encoding is heavily used on the Command field, bits 19-16
- Microword is effectively reduced by 3 bits:
  - Only seven control bits from the decoder are used
  - Four bits are needed to generate these seven
  - Steering bit (21) would be needed anyway
  - Adding 3 bits to the pipeline would have added two more ICs: memory plus pipeline register
- The seven resources controlled are:
  - $\overline{OEY4}$  = Am2904 Status Output Enable
  - LDIR = Load Macroinstruction Register
  - WR = Memory write/read
  - $\overline{MEN}$  = Memory enable
  - $\overline{CON}$  = Enable constant field to Am29203
  - $\overline{CCEN}$  = Forced pass to the Am2910
  - $\overline{OECT}$  = Am2904 condition-code-test mux enable
- Combinations of these seven are decoded to create fourteen meaningful commands

## More Microinstruction Field Encoding

- Bits 47-46 control Rb and Rc for three-address instructions
- These bits select the Am29203 Rb-address from the IR or from the pipeline
- These bits are encoded to provide four possible conditions
  - $\emptyset\emptyset$  => Rb comes from the pipeline (2-address)
  - Ø1 => Rb comes from IR first half cycle, Rb comes from pipeline second half cycle
  - 10 => Rb comes from pipeline first half cycle, Rb comes from IR second half cycle
  - 11 => Rb comes from the IR (2-address)

Table EB-1. Decoding-PROM Map

Addr	S O L W M C C O p E D R E O C E a Y I * N N E C r 4 R * * N T e * * *	Hex .DEF Value	Explanation
ØØ Ø1 Ø2 Ø3 Ø4 Ø5 Ø6 Ø7 Ø8 Ø9 ØA ØB ØC ØD ØE	1 Ø 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	OEYØ4 BF LDIR DF CONAB DB RDMEM F7 WRTMEM E7 CONBUS FB IFTCH D7 SPARE 7F SCCEN FD ALUTST FC READ FF WRITE EF SAVESTAT A7 SAVECON E3 FF	Enable 2904 Y-output Load Instruction Register (IR) Register Address thru ALU to IR Read Memory Write to memory Enable constant to B-bus Instruction fetch Enable spare command line CCEN input to Am2910 Enable 2904 CT to 2910 CC input Read enable Write enable Write 2904 status to memory Write constant to memory Not used Not used
10 11 1E 1F	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	FF FF FF	Not enabled Not enabled Not enabled Not enabled




Figure EB-11. Register Address Source Encoding

#### ED2900A

- B. Laboratory 1 Introduction to Evaluation Board Monitor
- Make certain power is connected to the board.
- Make certain that the CRT is connected.
- Turn on the power. Allow the CRT to warm up.
- Press the reset button on the board.
- You should see the prompt ">" followed by a short summary of the available commands

J. 100

e If this message doesn't appear, get help.

#### Monitor Command Summary

- The Evaluation Board Monitor prompt is a ">".
- Commands are terminated by a carriage return (CR).
- All displays are in hexdecimal (Base 16).
- Four types of error control/recovery are available:
  - The ESC key aborts any command.
  - The backspace key can be used to correct input.
  - Keep typing. Only the last 4 hex digits are used.
  - Illegal commands are ignored and "beeped".
- The major commands (entered after the >) are:
  - >L load
  - >D display
  - >G go execute microcode
  - >T test run test routines
  - >Z zeros all registers.
- Except for "T", these commands need further input.
- Evaluation Board resources are identified by:
  - R Registers
  - M Main memory (not control store)
  - C Control store
  - P Pipeline
  - B Breakpoint
  - I Instruction set (macro)
  - A Address of current pipeline galue
  - N Address of Next pipeline value

#### Using the Display Register Command

• Type DR on the terminal. The current register values are displayed in the following format:

>DR REG:
Ø 1 2 3 4 5 6 ... D E F
ØØØØ ØØØØ ØØØØ ØØØØ ØØØØ ØØØØ
Q IR MS US(VCNZ)
ØØØØ ØØØØ Ø

The first row displays the ALU register numbers.

The second row displays the ALU register contents.

The third and fourth rows show the contents of

Q - The Am29203 Q-register

IR - The Macro Instruction Register

MS - The Am2904 Macro Status Register (4-bits)

US - The Am2904 Micro Status Register (4-bits)

The sequence, "VCNZ", reminds you of the bit-sequence of the status bits in the MS and US registers:

overflow, carry, sign, zero

## Using the Display Main Memory Command

- Type DM on the terminal.
- You are prompted for a starting address

### >DM ADDR:

- Enter up to 4 hex digits followed by a carriage return.
- The starting address and the contents of the next eight sequential locations are displayed.
- Typing any key displays the next 8 locations.
- Typing the ESC key terminates this mode.
- Display the 24 locations starting with address 200.

## Using the Display Control Store Command

- Operation is the same as for main memory.
- The display format is slightly different.
- Type DC on the terminal.
- You are prompted for a starting address

#### >DC ADDR:

- Enter up to 4 hex digits followed by a carriage return.
- The address and one 48-bit WCS word are displayed.
- Typing the ESC key terminates this mode.
- Display five locations starting with address 100.

## Using the Display Pipeline Command

- Type DP on the terminal.
- The 48-bit pipeline is displayed.
- This is the actual contents of the pipeline register during the current microcycle (that is about to be executed).

## Using the Display Address Command

- Type DA on the terminal.
- The address of the instruction in the pipeline is displayed.

## Using the Display Next Address Command

- Type DN on the terminal.
- The address of the next instruction to be put into the pipeline is displayed.

## Using the Display Breakpoints Command

- Type DB on the terminal.
- The addresses of all microinstructions with the breakpoint set are displayed.

## Using the Load Register Command

- Type LR on the terminal.
- You are prompted for a register identifier:

>LR REG:

Enter the register number and you are prompted for data, i.e. to alter the contents of register R3:

>LR REG: 3 DATA:

• Enter up to 4 hex digits terminated by a <CR>.

>LR REG: 3 DATA: 3A6<CR>.

- Another register is prompted for. Use ESC to quit.
- Now load "ØØØØ" into the ALU registers.
- Load "FFFFF" into the Q register.
- Load "ABCD" into the IR (register I).
- Load "E" into the macro status register (register S).
- Load "F" into the macro status register (register U).
- Next verify your actions by using "DR" to display.

## Using the Load Main Memory Command

- Type LM on the terminal.
- You are prompted for an address:

>LM ADDR:

• Enter the address, terminated by a <CR> and you are prompted for data:

>LM ADDR: Ø37<CR>
DATA:

• Enter up to 4 hex digits terminated by a <CR>.

>LM ADDR: Ø37<CR> DATA: FFFF<CR> DATA:

Unin.

- Data for the next sequential location is prompted for.
   Use ESC to quit.
- Now load the numbers  $\emptyset$  through F into the sixteen memory locations beginning at  $2\emptyset\emptyset$ .
- Use DM to verify your actions.

## Using the Load Control Store Command

- Type LC on the terminal.
- You are prompted for an address:

>LC ADDR:

Enter the address, terminated by a <CR>
and you are prompted for data:

>LC ADDR: Ø37<CR>
DATA:

Enter up to 12 hex digits in groups of 4, separated by \( SPACE \) or by \( \CR \) (which is not echoed):

>LC ADDR: Ø37<CR>

DATA: FFFF<CR> 1234<CR> ABCD<CR>

DATA:

٥r

>LC ADDR: Ø37<CR>

DATA: FFFF 1234 ABCD<CR>

DATA:

- Data for the next sequential location requested. Use ESC to quit.
- Now load the following locations in WCS:

Address Word (HEX)

100 AAAA BBBB CCCC
101 DDDD EEEE FFFF
102 1234 5678 9ABC

• Use DC to verify your actions.

## Using the Load Pipeline Command

- Type LP on the terminal.
- You are prompted for data:

>LP DATA:

Enter up to 12 hex digits in groups of 4, separated by <SPACE> or by <CR> (which is not echoed):

```
>LP DATA: FFFF<CR> 1234<CR> ABCD<CR>>
or
>LP DATA: FFFF 1234 ABCD<CR>>
```

• Now load the following word into the pipeline register:

AAAA BBBB CCCC


• Use DP to verify your actions.

## Using the Load Instructions Command


- Type LI on the terminal.
- The example microcode for a macro instruction set is loaded from PROM into WCS from 0000 to 0200.
- Now verify the load using DC.

## C. - Exercise 1 - Am2910 Sequencer

- 1. Using the Evaluation Board Am2910 mnemonic commands determine the HEX instructions using the standard evaluation board microinstruction format sheet. Generate the code for the Am2910 fields only.
- 2. Write a partial microroutine for
  - a. For a DO WHILE type loop; i.e., check condition and if true repeat n CONT instructions:




b. For a DO - UNTIL type loop; i.e., perform n CONT instructions and repeat if condition is false:



## Exercise 1 (cont'd)

3. Write a partial microroutine for an IF - THEN - ELSE Structure; i.e., if a condition is true, then execute n CONT instructions. If the condition is false then execute m CONT instructions:



## D. - Laboratory 2 - Microprogramming the Sequencer

- The purpose of this laboratory is to acquaint the student with the Am2910 microaddress sequencing capabilities. The laboratory consists of exercises that emphasize the use of the standard structured microprogram control flow operations.
- This lab uses only the sequencer portion of the Am29203 Evaluation Board.
- You are given values to enter in those fields that cannot be treated as don't cares.
- The objective here is to provide hands on experience programming the Am2910 sequencer.
- Not all sixteen Am2910 instructions are exercised.
- If time permits, try additional programs that exercise Am2910 commands of interest.
- Use Appendix A for selecting proper mnemonics .

## Sequencer Microword Fields


- Only the sequencer fields are programmed
  - Bits 3-0 = Am2910 instruction field
  - Bits 13-4 = Branch address & counter field
  - Bits 23-20 = Command enable field and status latch controls

    Use "C" to allow conditional tests

    Use "E" for forced pass via  $\overline{\text{CCEN}}$
- The Am2903 macro status register is used to provide true and false test conditions.
- Bits 23-22 must be "1" to prevent changing the Am2904 status registers inadvertently.
- Bit 15 (breakpoint) must be loaded with "1".
- All other fields are don't cares, set to "1".
- It is suggested that the Standard Evaluation Board Microinstruction Format be used for clarity

## Standard Evaluation Board Microinstruction Format

Bits	Device	Field	Value		Explanation
47-45 44 43 42-40 39-36 35-32	Am29203	REGSRC IEN OEY SOURCE DEST FUNCT	XXXXX XXXXX XXXXX XXXXX XXXXX	Q#X B#X B#X Q#X H#X H#X	3 3 3 3 3 4 3
31-30 29-24 23 22 21-20 19-16	Am2904 {	CARRY TEST CEU CEM CMDSHFT CMD/SHIFT	XXXXX MZ NOMICRO NOMACRO ALUTST	B#XX Q#2H#4 B#1 B#1 B# H#9	; ;Test Macro Zero ;Don't latch micro status ;Don't latch macro status ;Command or No Command ;Test Am2904 CT
15 14		BKPT SPARE	NOBREAK	B#1 X	;don't set breakpoint ;not used
13-12 11-4 3-0	Am2910	ADDRESS ADDRESS INSTR		B# H# H#	;Branch Address MSBs ;Branch Address LSBs ;



## Specific Laboratory 2 Exercises

- 1. Starting at micromemory address  $\emptyset$ , execute 4 continue instructions.
- 2. Add a fifth instruction to the above microprogram to branch back to address Ø unconditionally.
- 3. Starting at micromemory address 10, execute a microprogram which loops on one microinstruction 5 times
  - a) using RPCT
  - b) using RFCT

Don't forget to set the counter before you begin.

4. Generate a 3-instruction loop using the LOOP instruction.

## For each exercise follow the following procedure:

- Load the control store with the microcode
- Load the "S" register with "Ø" for Pass, "1" for Fail
- In response to the ">" prompt, type G (for Go)
- You are prompted for an address:

>G ADDR:

€ Enter the starting address of your routine and ⟨CR⟩

>G ADDR: ØØØØ<CR>

You are prompted for single stepping:

>G ADDR: ØØØØ<CR>
STEP?

Enter Y for yes

>G ADDR: ØØØØ<CR>

STEP?Y

. . . . .

- The monitor enters Trace mode. The first microinstruction is fetched into the pipeline to be executed. The address, pipeline, and registers are displayed. Any key causes the next microstep to occur. The ESC key terminates the process.
- Single step through the routine, watching the address and pipeline register contents.
- For conditional statements, exercise both options by changing the contents of the "S" register using LR.

## E. - Exercise 2 - Am29203 ALU

- 1. Write and excute a microroutine incrementing the register F by 1.
- 2. Write and execute a microroutine for clearing all ALU RAM registers.
- 3. Write a microroutine for unsigned multiply using the the special functions.
- 4. Write a microroutine for signed two's complement multiply using the special functions.

## F. - Laboratory 3 - Microprogramming the ALU Basic Functions

- The purpose of this laboratory is to provide an understanding of the Am29203 ALU and associated operations through the use of microprogramming. The laboratory consists of 6 exercises starting with a set of simple operations and ending with special Am29203 operations.
- Using individually selected initial values entered via the monitor: write, run, and debug each register transfer language statement for the specified microcode. Define each operation with comments.

Initially, load the general purpose, IR, S, U and Q registers with values and check these values by means of a DR command.

## 2. Microcode

Microprogram Address	ALU Operation -	Operand Address Source	Comments
n	R2 <r3-r2< td=""><td>PL</td><td></td></r3-r2<>	PL	
n+1	R4 <r4-r5-1< td=""><td>PL</td><td></td></r4-r5-1<>	PL	
n+2	R5 <r5+1< td=""><td>PL</td><td></td></r5+1<>	PL	
n+3	R5 <r5+q< td=""><td>PL</td><td>·</td></r5+q<>	PL	·
n+4	IR <sub>7-0</sub> <67 <sub>16</sub>		
n+5	R8 <r6+r7< td=""><td>R<sub>C</sub> from PL</td><td></td></r6+r7<>	R <sub>C</sub> from PL	
		$R_A$ , $R_B$ from IR	·
n+6	R7 <r6+r8< td=""><td>R<sub>C</sub> from IR</td><td></td></r6+r8<>	R <sub>C</sub> from IR	
		$R_A$ , $R_B$ from PL	
n+7	R7<Ø	PL	
n+8	R8 <sub>7-Ø</sub> <aa<sub>16</aa<sub>	·	
n+9	R8 <d13e<sub>16</d13e<sub>		
n+A	RB <ra+rb high<="" ien="" td="" with=""><td></td><td></td></ra+rb>		
n+B	RB <ra+rb and="" high<="" ien="" low="" oey="" td="" with=""><td>PL</td><td></td></ra+rb>	PL	
n+C	RC,Q <ra+rb< td=""><td>PL.</td><td></td></ra+rb<>	PL.	
n+D	RD <q< td=""><td>PL</td><td></td></q<>	PL	
n+E	Q <re< td=""><td>PL</td><td></td></re<>	PL	

## Worksheet for Exercise 2

Microprogram			
Address		Microcode	
n		7 F 3 F	accuracy to defections about one file of the
n+1		<u>3</u> <u>F</u> <u>F</u> <u>F</u>	
n+2			CONTRACTOR CONTRACTOR CONTRACTOR
n+3	concentration established and anti-		contabilities whitescripts assumed the Approximate
n+4		<u>1 F 1 2</u>	advisorentes variotetres entrember assumbles
n+5			CHARLES COLLEGES CHARLES CARDINANT
n+6			праживано маромена отвореном напринима
n+7			оческорина оприландию оказаниямо сислембия
n+8			econtaminad antifficiens decembricanic resolutions
n+9			кателирия адаптакта остредунно силатти
n+A			
n+B			
n+C			
n+D			
n+E ·			

#### Exercise 3

Clear R9. Loop 5 times, incrementing R9 each time through the loop. Write one version using RPCT, and a second version using RFCT.

#### Exercise 4

Using the monitor LR command, load a general purpose register with the value 5. Then write the microcode, using the LOOP instruction to decrement the general purpose register by 1 until the register is zero. You will be required to use the special function for decrement.

#### Exercise 5

Enter the sample microcode for single-length normalize, unsigned multiply and binary-to-BCD and BCD-to-binary conversions. Load the appropriate registers with the values using the monitor LR command.

Worksheet	for	Exe	rcise	e 3								
n									construction			
n+1		-	-									
n+2	anar-aras	-	workston.	CONTROL COMMON		-	-				William makes the	
n+3	***************************************		**********			<del></del> -		<del></del>	diagnipi (Salatano)	One And Assessment of	<del></del>	
n	<del>cadacens</del>	·		сальнанор	dychlymyddia	Cophight Common	ciana and	-	ar anne activis			
n+1	Charles and American			er den park			-	-	- Cartalana	al-an-Wasa-		
n+2	*********	- Charles-Ap		<del></del>			(amintifula)	-		(mhelmanam		
n+3		-	en-outmander	del contracto	****			Committee		4FH0wamen	<del></del>	
						÷						
Worksheet	for	Exer	cise	<b>4</b>								
n					NGC/MGP/Lavco			*********				
n+1	<del></del>											
n+2												

#### Exercise 5

Eval board microcode for a simple single length normalize. This code differs from the code in the ED2900A lecture in that the normalization takes two microwords per necessary shift.

<u>Addr</u>	Flowstep	<u>Code</u>	Comment
100 101 102 103 104 105 106	1 2 3 4 5(a) 5(b)	E266 3FFF FFFE FØ8Ø 6Ø22 FFFE FFFF E5D9 DØ83 E248 2BD9 DØ63 EØ8Ø 6Ø22 FFFE FFFF E6D9 DØ43 FFFF FFFF FFF?	<pre><ra>&gt; Q SLN, Ien high Jump to 108 on zero Jump to 106 on done SLN Repeat if not done Return?</ra></pre>
1Ø7 1Ø8	en en		Handle the zero case

This code does a two's complement multiply of the contents of Ra by Q, with the result in Rb. Both of the registers are selected by the contents of the IR.

```
100 FFFF FFFF CØEC - LDCT with 14
101 EØ20 3FE3 DØ19 - Multiply step
102 EØ60 BFE3 FFFE - Multiply last step
```

Binary to BCD conversion, the binary number in the Q register is converted to a BCD number in Rb, where Rb is selected by the IR.

```
100 E248 3FFF C0F4 - Push, Ld cnt, clear Rb
101 E090 3FE4 FFF8 - Bin/BCD and loop on file

BCD to Binary conversion, BCD in Rb to binary in Q.

100 E034 3FE6 C0EC - Ld cnt, first downshift to Q
101 E010 3FE6 D019 - Convert, loop on pipeline
```


6. Implement and exercise the unsigned multiply operation with special functions. Use registers RØ and R1 for the augend and addend repectively, and registers R3 and R4 for storing the result.



## APPENDIX A


**EVALUATION BOARD FIELD DEFINITIONS** 

## Evalution Board -Microword Format




Bits	Device	Field	Value	Field HEX	Explanation
47-45 44	AM292Ø3	REGSRC IEN		Q# B#	;
43 42-40		OEY SOURCE		B# Q#	• •
39-36 35-32		DEST FUNCT		H#_ H#_	;
31-3Ø 29-24	AM29Ø4	CARRY STAT/TS		B# Q#	•
23 22 21-20		CEU CEM CMDSHFT.		B# B# B#	• • • • • • • • • • • • • • • • • • •
19-16		CMD		H#	;
15 14 13-12		BKPT SPARE CONSTANT		B#1 X B#	<pre>;don't set breakpoint ;don't care ;MSB for br address</pre>
7-4	REG.SEL AM291Ø	Ra Rb INSTR		Н# Н# Н#	;Ra= ;Rb=
Resulti	ng Microv	vord:		(X=_	)


# BITS 15-\$ Sequencer Control (Am 2910)




"non't Care"
For single-step

Bit 15 = 1 to run without single-step







Carry-in Mux Control Fields & Mnemonics

## Carry-In Control Multiplexer Codes

I12	111	15	13	12	. I1	CØ
Ø	Ø	X	X	X	X	Ø
Ø	1	X	X	X	X	1
1	Ø	X	X	X	X	Cx
1	1	Ø	Ø	X	X	uС
1	1	Ø	X	1	X	uС
1	1	Ø	X	X	1	uС
1	1	Ø	1	Ø	Ø	uC*
1	1	1	Ø	X	X	MC
1	1	1	X	1	X	MC
1.	1	1	X	X	1	MC
1	1	1	1	Ø	Ø	MC*

TABLE 1. MICRO STATUS REGISTER INSTRUCTION CODES.

#### **Bit Operations**

ا <sub>3210</sub> Octal	μ5R Operation	Comments
10	0 → µ2	RESET ZERO BIT
11	1 - 4Z	SET ZERO BIT
12	0 - 4C	RESET CARRY BIT
13	1 - HG	SET CARRY BIT
14	0 → µN	RESET SIGN BIT
15	1 → µm	SET SIGN BIT
15	O HOVR	RESET OVERFLOW BIT .
17	1 - HOVA	SET OVERFLOW BIT

#### Register Operations

<sup>1</sup> 543210 Octal	μSR Operation	Comments
00	M <sub>X</sub> → μ <sub>X</sub>	LOAD MSR TO #SR
01	1 → μ <sub>Σ</sub>	SET #SR
02	$M_X \rightarrow \mu_X$	REGISTER SWAP
လ	0 → μ <sub>X</sub>	RESET #SR

#### Load Operations

	2200 000.2110.10			
l <sub>543210</sub> Octal	μSR Operation	Comments		
06. 07	$I_Z \rightarrow \mu_Z$ $I_C \Rightarrow \mu_C$ $I_M \rightarrow \mu_M$ $I_{OVR} + \mu_{OVR} \rightarrow \mu_{OVR}$	LOAD WITH OVERFLOW RETAIN		
30. 31 50. 51 70, 71	$\begin{array}{c} I_{Z} \rightarrow \mu_{Z} \\ I_{G} \rightarrow \mu_{G} \\ I_{M} \rightarrow \mu_{M} \\ I_{OVR} \rightarrow \mu_{OVR} \end{array}$	LOAD WITH CARRY INVERT		
04. 05 20-27 32-47 52-67 72-77	Σμ → Σί	LOAD DIRECTLY FROM Iz. IC. In. love		

Note: The above tables assume  $\overrightarrow{CE} \mu$  is LOW.

TABLE 2. MACHINE STATUS REGISTER
INSTRUCTION CODES.

#### Register Operations

l <sub>543210</sub> Octal	MSR Operation	Comments
00	Y <sub>X</sub> → M <sub>X</sub>	LDAD YZ, YC, YN, YOVR TO MSR
01 02	$1 \rightarrow M_X$ $\mu_X \rightarrow M_X$	SET MSR REGISTER SWAP RESET MSR
05	$0 \to M_X$ $\overline{M_X} \to M_X$	INVERT MSR

#### Load Operations

I <sub>543210</sub> Octal	MSR Operation	Comments
04	$\begin{array}{cccc} i_Z \rightarrow M_Z \\ M_{OVR} \rightarrow M_C \\ i_N \rightarrow M_N \\ M_C \rightarrow M_{OVR} \end{array}$	LOAD FOR SHIFT THROUGH OVERFLOW OPERATION
10, 11 30, 31 50, 51 70, 71	IZ → MZ IC → MC IN → MN IOVR → MOVR	LOAD WITH CARRY INVERT
06. 07 12-17 20-27 32-37 40-47 52-67 72-77	Iz → Mz Ic → Mc I <sub>N</sub> → M <sub>N</sub> I <sub>OVR</sub> → M <sub>OVR</sub>	LOAD DIRECTLY FROM 1z. Ic In. lova

Notes: 1. The above tables assume CEM, EZ, EG, EN, EOVR are LOW.

2. A shift-through-carry instruction loads Mc irrespective of Is-Io-

TABLE 3. Y OUTPUT INSTRUCTION CODES.

OEY	ls	14	Y Output	· Comment
1	×	x'	z	Output Off High Impedance
0	0	×	$\mu_i \rightarrow Y_i$	See Note 1
0	1	0	Mi - Yi	
0	1	1	I <sub>1</sub> → Y <sub>1</sub>	

Notes: 1. For the conditions: .

Is, I<sub>4</sub>, I<sub>5</sub>, I<sub>2</sub>, I<sub>3</sub>, I<sub>0</sub> are LOW, Y is an input. OEy is "Don't Care" for this condition.

2. X is "Don't Care" condition,

	- <del></del>			
CEu*=Ø	CEM*=Ø			11
MICRO	MACRO	вотн	OEY*=Ø	
MSRTOUSR	YTOMSR	YMSRUSR	UTOY	•
7 7	=		• •	
• •			• •	
-		?	(ØØ)	
	• •	?	(ØØ)	
	• •	?	(ØØ)	
		?	(ØØ)	
SETUC		?	(ØØ)	
RESETUN		?	(ØØ)	
SETUN	(20)	?	(ØØ)	
<b>RESETUO</b>	(20)	?	(ØØ)	
SETU <b>O</b>	(20)	?	(ØØ)	
ITOUSR	ITOMSR	ITOREGS	(ØØ)	
(2Ø).	(2Ø)	(2Ø)	(ØØ)	
IWITHUC*	IWITHMC*	IWITHC*	(ØØ)	
(3Ø)	(30)	(3Ø)	(ØØ)	
(2Ø)	(20)	(2Ø)	(ØØ)	
(2Ø)	(20)	(2Ø)	MTOY	
(3Ø)	(3Ø)			
(2Ø)	(20)	(2Ø)	•	
(2Ø)	(2Ø)	(2Ø)	ITOY	
(3Ø)	(3Ø)	(30)	(6Ø)	
(2Ø <b>)</b>	(20)	(20)	(6Ø)	
	CEU*=Ø MICRO  MSRTOUSR SETUSR MSRTOUSR RESETUSR (2Ø) (2Ø) IRETOVR1 (Ø6) RESETUZ SETUZ RESETUC SETUC RESETUN SETUN SETUN SETUN (2Ø) IVITHUC* (3Ø) (2Ø) (2Ø) (2Ø) (3Ø) (2Ø) (2Ø) (3Ø)	MICRO MACRO  MSRTOUSR YTOMSR SETUSR SETMSR MSRTOUSR USRTOMSR RESETUSR RESETMSR (2Ø) SWAPMCMO (2Ø) INVERTMSR IRETOVR1 (2Ø) (06) (06) RESETUZ (3Ø) RESETUZ (3Ø) RESETUC (2Ø) RESETUC (2Ø) RESETUN (2Ø) RESETUN (2Ø) RESETUN (2Ø) RESETUN (2Ø) ITOUSR ITOMSR (2Ø) (2Ø) IWITHUC* IWITHMC* (3Ø) (3Ø) (2Ø) (3Ø) (3Ø)	CEU*=Ø MICRO         CEM*=Ø MACRO         BOTH           MICRO         MACRO         BOTH           MSRTOUSR         YTOMSR YMSRUSR SETREGS           SETUSR         SETMSR SETREGS           MSRTOUSR USRTOMSR SWAPREGS         RESETUSR RESETMSR RESETREGS           (2Ø) SWAPMCMO ?         ?           (2Ø) INVERTMSR ?         ?           IRETOVR1 (2Ø) ?         ?           (Ø6) (Ø6) ?         ?           RESETUZ (3Ø) ?         ?           SETUZ (3Ø) ?         ?           SETUZ (2Ø) ?         ?           SETUC (2Ø) ?         ?           RESETUD (2Ø) ?         ?           SETUN (2Ø) ?         ?           SETUN (2Ø) ?         ?           SETUN (2Ø) ?         ?           ITOUSR ITOMSR ITOREGS         (2Ø) (2Ø)           (2Ø) (2Ø) (2Ø)         (2Ø)           (2Ø) (2Ø) (2Ø)         (2Ø)           (2Ø) (2Ø) (2Ø)         (2Ø)           (2Ø) (2Ø) (2Ø) (2Ø)         (2Ø)           (2Ø) (2Ø) (2Ø) (2Ø)         (2Ø)           (2Ø) (2Ø) (2Ø) (2Ø)         (2Ø)           (2Ø) (2Ø) (2Ø) (2Ø)         (2Ø)	CEU*=∅         CEM*=∅         Action           MICRO         MACRO         BOTH         OEY*=∅           MSRTOUSR         YTOMSR         YMSRUSR         UTOY           SETUSR         SETMSR         SETREGS         (∅∅)           MSRTOUSR         USRTOMSR         SWAPREGS         (∅∅)           MSRTOUSR         USRTOMSR         SWAPREGS         (∅∅)           RESETUSR         RESETREGS         (∅∅)           (2∅)         SWAPMCMO         ?         (∅∅)           (2∅)         INVERTMSR         ?         (∅∅)           IRETOVR1         (2∅)         ?         (∅∅)           RESETUZ         (3∅)         ?         (∅∅)           RESETUZ         (3∅)         ?         (∅∅)           SETUZ         (3∅)         ?         (∅∅)           RESETUZ         (3∅)         ?         (∅∅)           SETUZ         (2∅)         ?         (∅∅)           RESETUZ         (2∅)         ?         (∅∅)           SETUZ         (2∅)         ?         (∅∅)           RESETUN         (2∅)         ?         (∅∅)           SETUO         (2∅)         ?         (∅∅)

TABLE 4. CONDITION CODE OUTPUT (CT) INSTRUCTION CODES.

I <sub>3</sub> -0	l <sub>3</sub>	12	11	10	l <sub>5</sub> = l <sub>4</sub> = 0	l <sub>5</sub> = 0, l <sub>4</sub> = 1	I <sub>5</sub> = 1, I <sub>4</sub> = 0	15 = 14 =
0	0	0	0	0	(µn⊕µovr) + µz	(µn⊕µova) + µz	(MN + MOVR) + MZ	(IN D IOVA)
1	0	0	0	1	(MNOHOVA) · AZ	(MNOHOVR) · AZ	(MNO MOVA) · MZ	(INO IOVA)
2	0	0	1	0	#N⊕ HOVR	#N⊕#OVR	MN D MOVR	IN D IOVA
3	0	0	1	1	#NO#OVR	#NO#OVR	MNO MOVA	INO IOVA
4	0	1	0	0	μZ	μZ	Mz	<b>1</b>
5	0	1	0	1	μZ	πζ	Mz	Iz   Iz
6	0	1	1	٥	#OVR	#OVR	MOVA	IOVA
7	0	1	1	1	<b>#</b> ova	<b>₽ova</b>	Mova	TOVA
8	1	0	0	0	⊬c + ⊬z	μc + μz	Mc + Mz	Tc + Iz
9	1	0	٥	1	₽c° ₽z	μ <sub>C</sub> • μ <sub>Z</sub>	M <sub>C</sub> · M <sub>Z</sub>	lc • Tz
A	9	0	1	0	#G	μ <sub>C</sub>	Mc Mc	
В	1	0	1	1.	Ψc	<b>⊭c</b>	Mc	
C	1	1	0	0	Fc + μz	μ <sub>C</sub> + μ <sub>Z</sub>	M <sub>C</sub> + M <sub>Z</sub>	10 + 1 <sub>2</sub>
٥	1	1	0	1	⊬c•∓z	#C *#Z	Mc·Mz	IC = IZ
E	1	1	1	0	In⊕ Mn	μ <sub>N</sub>	M <sub>N</sub>	
F	1	1	1	1	INO MN	ДN	M <sub>N</sub>	IN IN

Notes: 1. 

Represents EXCLUSIVE-OR

Represents EXCLUSIVE-NOR or mincreance

TEST (bits 29-24):				
I5-I4 OCTAL	I3-IQ HEX	MNEMONIC	TEST	
1	4	UZ	Micro	Zero
2	4	MZ	Macro	Zero
3.	4	1 <b>2</b>	I-bus	Zero
1	5	UZ*	Micro	Not-Zero
2	5 5	MZ*	Macro	Not-Zero
	5	IZ*	I-bus	Not-Zero
3 1	6	UOVR	Micro	Overflow
2	6	MOVR	Macro	Overflow
2 3 1	6	IOVR	I-bus	Overflow
1	7	UOVR*	Micro	Not-Overflow
2	7	MOVR*	Macro	Not-Overflow
3	7	IOVR*	I-bus	Not-Overflow
1	Α	UC	Micro	Carry
2	Α	MC	Macro	Carry
2 3 1	Α	IC	I-bus	Carry
1	В	uc*	Micro	Not-Carry
· 2	В	MC*	Macro	Not-Carry
	В	IC*	I-bus	Not-Carry
1	Ε	UN	Micro	Negative
2	Ε	MN	Macro	Negative
3	E	IN	I-bus	Negative
1	F	UN*	Micro	Not-Negative
2	F	MN*	Macro	Not-Negative
3	F	IN*	I-bus	Not-Negative
8-13.	Test Co	ntrol Fields	& Mnemonics	-

COMMAND |

Decoding PROM Map.

```
Hex
                                       Explanation
       SOLWMCCO
Addr
       p E D R E O C E .DEF.
                               Value
       a Y I * N N E C
       r 4 R
                                       Enable 2904 Y-output.
       1 Ø 1 1 1 1 1 1 0EYØ4
                               BF
 00
                                       Load Instruction Register (IR).
       1 1 Ø 1 1 1 1 1 LDIR
                               DF
 Ø1
                                       Register Address thru ALU to IR.
       1 1 Ø 1 1 Ø 1 1 CONAB
                               DB
 Ø2
                               F.7
                                       Read Memory.
       1 1 1 1 0 1 1 1 RDMEM
 03
                                       Write to memory.
           1 Ø Ø 1 1 1 WRTMEM
                               E7
 04
                                       Enable constant to B-bus.
           1 1 1 Ø 1 1 CONBUS
                               FB
 05
                                       Instruction fetch.
                               D7
       1 1 0 1 0 1 1 1 IFTCH
 Ø6
                                       Enable spare command line.
                               7F
       Ø 1 1 1 1 1 1 1 SPARE
 07
                               FD
                                       CCEN input to Am2910.
       1 1 1 1 1 1 0 1 SCCEN
 08
                                       Enable 2904 CT to 2910 CC input.
       1 1 1 1 1 1 0 Ø ALUTST
                               FC
  Ø9
                                       Read enable.
 ØA
       1 1 1 1 1 1 1 1 READ
                                       Write enable.
                               ΕF
       1.110111 WRITE
  ØB
       1 0 1 0 0 1 1 1 SAVESTAT A7
                                       Write 2904 status to memory.
  ØC
       1 1 1 0 0 0 1 1 SAVECON E3
                                       Write constant to memory.
  ØD
       11111111
                                       Not used.
  ØË
                               FF
                                       Not used.
                               FF
                                       Not enabled.
       11111111
  10
       11111111
                               FF
                                       Not enabled.
  11
       11111111
                               FF
                                       Not enabled.
  1E
                               FF

    Not enabled.

  1F
```

690

Am2904

TABLE 7. SHIFT LINKAGE MULTIPLEXER INSTRUCTION CODES.


Am2								·····	1		1 00 00 0
H0	Lg.	lg.	٦	l <sub>6</sub>	M <sub>C</sub> RAM	Q :	S10°	SIOn	0100	010,	Loaded into M <sub>C</sub>
0	0	0	0	0	MS8 LS8	MS8 LS8	z	0	z	0	
0	0	0	0	1		-=-	z	1	z	1	
0	0	0	1	0	<b>○</b> -==>-	<del>-</del> =-	z	0	z	M <sub>N</sub>	SiO.
0	0	0	1	1	o ·-==-	- <del></del>	z	1	Z	SIO.	
0	0	1	0	0	D-3-	===	Z	Mc	Z	sю,	
0	0	1	0	1		— <b>—</b>	z	MN	Z	SiO.	
0	0	1	1	0	<u> </u>	_ <b>=</b>	z	0 .	z	SIO.	
0	0	1	1	1	6-3-		Z	0	z	SIO,	010,
0	1	0	٥	Ö			z	sio,	Z	010,	SiO <sub>9</sub>
0	1	0	0	1			z	ΜG	z	010.	sio.
0	1	0	1	0			z	SiO,	z	010.	!
0	1	0	1	1	D+-ED-		z	<sup>1</sup> C	z	SIO.	
0	1	1	0	0			Z	Mc	<b>Z</b> .	sxo,	alo, -
0	1	1	0	1		ا رے۔	Z	010 <b>.</b>	z	'SIO.	010,
0	1	1	1	0			z	IN # LOVA	z	sio,	
0	1	1	1	1			z	010,	z	SIO,	
1	0	ů	0	0		MS8 LS8	0	z	0	z	SIO,
1	٥	0	0	1			1	z	1	Z	SIO,
1	0	0	1	0		-=	0	Z	0	2	
1	0	0	1	1	□ - <del>==</del> -	- <u>-</u>	1	Z	1	z	
1	0	1	0	0		-=	010°	z	o	Z	SIO <sub>n</sub>
1	Q	1	0	1		-=	010,	z	1	z	SIO,
1	0	1	1	0		- <del></del>	010,	z	0	. Z	
1	0	1	1	1		==-	مان	z	1	z	
1	1	0	0.	٥			SIOn	z	010 <sub>n</sub>	z	SIO <sub>n</sub>
1	1	0	0	1			Mc	2	010 <sub>n</sub>	z	SIO,
1	1	0	1	0			SIO,	Z	010 <sub>8</sub>	Z	
1	1	0	1	1		<u>-=-</u>	ме	z	0	z	
1	1	1	Q	٥			010,	z	Mc	z	SIOn
1	1	1	0	1			010,	z	SIO,	z	SIO,
1	1	1	1.	0			010,	z .	мс	z	
1	1	1	1	1	NUTRAL OFF) SURIA		ماه	z	SIO,	_ z	


Notes: 1. Z = High impedance (outputs off) state.

3. Loading of Mc from  $i_{10-6}$  overnoes control from  $i_{5-0}$ ,  $\overline{CE}_{Mr}$ ,  $\overline{E}_{C}$ .


<sup>2.</sup> Outputs enacted and Mg loaded only if SE is LOW.

# Birs 47-32 The Am 29203-ALU control (Four Hex Digits)





Am29203 Register Address Selection



M - MACRO IR

U- MICROINSTAUCTION (PIPELINE)

A - REGISTER A ADDRESS

B - REGISTER B ADDRESS

2 - TWO ADDRESS OPERATION (Rat Rb -> Rb)

3 - THREE ADDRESS OPERATION (Ra+Rb - Rc)

Am292Ø3 Source Codes & Mnemonics

	+2 <u>40</u>
Mnemonic	Ea*, IØ, OEb*
RAMAB	Ø
RAMADB	1
RAMAQ	2++
RAMAQ	3 <del>++</del>
DARAMB	4
DADB	5
DAQ	6 <del>++</del>
DAQ	7++ ,

++ IØ HIGH

## DEF File for Am292Ø3 ALU Destinations

```
RAMDA:
         EQU
                 H#Ø
                         ; F to RAM, Arith F/2->Y,
RAMDL:
         EOU
                 H#1
                         ; F to RAM, Log F/2->Y.
RAMODA:
         EQU
                H#2
                         ;F to RAM, Arith F/2->Y, Q/2->Q
RAMODL:
        EQU
                 H#3
                         ;F to RAM, Log F/2->Y , Q/2->Q
RAM:
         EQU
                H#4
                         ;F to RAM, F->Y
QD:
         EQU
                H#5
                                  , F->Y
                                                 , Q/2->Q
LOADQ:
         EOU
                H#6
                                  . F->Y
                                                 , F->Q
RAMO:
         EQU
                H#7
                         ;F to RAM, F->Y
                                                 , F->Q
RAMUPA:
                         ;F to RAM, Arith 2F->Y
         EQU
                H#8
                         ;F to RAM, Log 2F->Y
RAMUPL:
         EQU
                H#9
RAMQUPA: EQU
                         ;F to RAM, Arith 2F->Y , 2Q->Q
                H#A
RAMQUPL: EQU
                H#B
                         ;F to RAM, Log 2F->Y
                                                 , 2Q -> Q
YBUS:
         EOU
                H#C
                                  , F->Y
QUP:
         EQU
                H#D
                                  , F->Y
                                                  2Q->Q
SIGNEXT: EQU
                         ;F to RAM, SIOØ->Y
                H#E
RAMEXT: EQU
                H#F
                         ;F to RAM, F->Y
```

## 35 - 32 | FUNCT |

## DEF File for Am29203 ALU Basic Functions

```
F = S - R - 1 + Cin
SUBR:
                EQU
                        H#1
                                F = R - S - 1 + Cin
SUBS:
                EQU
                        H#2
                                ;F = R + S + Cin
ADD:
                EQU
                        H#3
INCRS:
                EQU
                       H#4
                                ;F = S + Cin
                                F = .S + Cin
INCRSNON:
                EQU
                       H#5
NOTRS:
                EQU
                       H#9
                                :Fi = .Ri AND Si
                EQU
                                ;Fi = Ri EXNOR Si
EXNOR:
                       H#A
EXOR:
                EQU
                       H#B
                                ;Fi = Ri EXOR Si
AND:
                EQU
                       H#C
                                ;Fi = Ri AND Si
NOR:
                EQU
                                ;Fi = Ri NOR Si
                       H#D
                EQU
                       H#E
                                :Fi = Ri NAND Si
NAND:
OR:
                EQU
                       H#F
                                ;Fi = Ri OR Si
```

; \*\*\* The following require that RAMAQ or DAQ be the source:

HIGH:	EQU	H#Ø	;Fi	=	HIGH
INCRR:	EQU	H#6	;F	=	R + Cin
INCRNON	EQU	H#7	;F	=	.R + Cin
LOW:	EQU	H#8	;Fi	=	LOW

## 39 - 36 | PEST |

## Mnemonics for Am292Ø3 Special Functions

I8-I5		
	Mnemonic	Function
Ø	MULT	Unsigned multiply
1	BCD.BIN	**BCD to binary conversion
. 1*	MULTIBCD	**Multiprecision BCD to binary
2	TWOMULT	Two's complement multiply
	DECRMNT	**Decrement by 1 or 2
	INCRMNT	Increment by 1 or 2
	SGN.TWO	Sign Magnitude - 2's complement
	TWOLAST	Two's complement multiply last step
7	BCDDIV2	**BCD divide by two
	SLN	Single length normalize
	BIN.BCD	**Binary to BCD conversion
9*	MULTIBIN	**Multiprecision binary to BCD
Α	DLN	Double length normalize
Α	DIVFIRST	Two's complement divide - first step
В	BCDADD	**BCD add
С	DIVIDE	Two's complement divide-middle step
D	BCDSUBS	**BCD subtract R-S-1+Cin
Ε	DIVLAST	Two's complement divide - last step
F	BCDSUBR	**BCD subtract S-R-1+Cin

<sup>\*</sup> Requires I4=1

<sup>\*\*</sup> Not available on Am29Ø3

