

Section 1:

Introduction

Table of Contents	1-2
Introduction	1-3
Design Support Interface	1-4
Figure 1-1 Design Interface and Support	1-7

INTRODUCTION

This design manual provides a summary of the Applied Micro Circuits Corporation (AMCC) Design Methodology for the DAISY Engineering workstation under the DNIX operating system. Volume 1 of this design manual is concerned with the specific design methodology for a specific array series.

Volume 2 of this design manual is composed of the following sections:

- Section 1: Introduction
- Section 2: EWS-Specific Design Methodology
- Section 3: EWS Schematic Rules and Conventions
- Section 4: Vector Submission Rules and Guidelines
- Section 5: Design Validation
- Section 6: Design Submission
- Section 7: MacroMatrix^R Installation
EWS-specific rules
- Section 8: MacroMatrix^R User's Guide
AMCCERC manual
AMCCVRC manual
AMCCANN manual
- Section 9: AMCC Glossary
- Section 10: Index

Volume 2, Section 2 of this design manual contains the Engineering-workstation (EWS) design methodology, covering both the EWS-specific operations and the AMCC MacroMatrix^R support software. Section 8 contains the MacroMatrix^R User's Guide which details the ERC and VRC checks and error messages and probable causes. Section 9 contains the MacroMatrix^R Installation and Operations manual, which summarizes the EWS-specific commands required for operation of the AMCC support software from schematic capture through Back-Annotation.

The Design Validation document in Section 5 details the engineering rules checks that must be reviewed prior to design submission. It is the basic outline of the design review AMCC performs prior to circuit acceptance. Fill in or check off items as indicated and submit the entire document as part of the design submission package. Additional copies can be obtained from AMCC in an 8.5x11" format.

The Design Submission Document in Section 6 is to be completed and submitted along with the design submission package. Additional copies can be obtained from AMCC. The document is now generic (not specific to any workstation) with the exception of one DAISY section. AC test submission and design submission in general will be automated through a user-interface in the near future.

The following trademarks are recognized by AMCC throughout this and other design manuals:

- TEGAS V - General Electric Co.
- COPTR - General Electric Co.
- LOGICIAN - Daisy Systems Corp.
- GATEMASTER - Daisy Systems Corp.
- Mentor Graphics
- Macromatrix - AMCC
- VALID - Valid Logic Systems
- LASAR Version 6 - Teradyne, Inc.

DESIGN SUPPORT INTERFACE

Volume 1, Section 1 introduced an overview of the design interface and support offered by AMCC. Figure 1-1 on page 1-7 shows a more detailed examination of the design steps.

Schematic entry can be performed by either the customer or AMCC. Following schematic entry, the netlist must be generated and then converted into AGIF (AMCC Interface Format). The AMCC Engineering Rules Checks software (AMCCERC) are run and debugged prior to proceeding with simulation. Performing AMCCERC early in the design cycle clears the trivial errors, identifies loading problems and generally allows circuit clean-up before time and effort are expended on the simulations that will need to be redone. AMCCERC checks are described in Section 8.

At the same time, Front-Annotation software (AMCCANN) can be executed, using the AGIF file, generating the delay files for later use.

Another step is testability analysis, where the controlability and the observability of the actual design is measured. Testability analysis can be run early in the design cycle, the sooner the better, and the feedback used to modify the circuit.

The designer must develop the functional and at-speed test vectors. Either the customer or AMCC can perform the simulations. When the simulations have been completed for design submission, following the directions in Section 4, Vector Submission Rules and Guidelines, fault grading needs to be performed on the functional vectors. The maximum worst-case sampled functional and AC test simulation output files, in AMCCSIMFMT, must also be processed through the AMCC Vector Rules Checker, AMCCVRC. AMCCVRC is described in Section 8, Appendix B. AMCCSIMFMT is EWS-specific and is described in Section 7.

Fault grading will determine if the functional simulation covers an adequate percentage of the possible single, stuck-at faults. A circuit that has been developed to ensure testability will be easier to test than one which has buried states, deep, uncontrollable nodes and redundancy.

The AGIF file, CIRCUIT.SDI, is part of the design submission and the generation of the AGIF file, the ERCs and Front-Annotation should reflect the actual submitted circuit.


All of the above steps, with the exception of the actual vector generation, are steps that either the customer or AMCC implementation can perform, depending on the contract arrangements.

Following submission, AMCC Implementation will rerun AMCCERC and Front-Annotation using the in-house library. As part of the acceptance review, the at-speed simulation will be re-executed at AMCC.

On approval, the circuit will pass to layout using the AMCC Computer-Aided Design system, AMCCAD. On successful layout, the Back-Annotation actual delay files will be available. The re-execution of the at-speed simulation is performed using the Back-Annotation delay files in place of the Front-Annotation delay files. This can be performed by the customer or AMCC. The approved Back-Annotation at-speed simulation results are considered to be the specification for the circuit.


Finally, on design approval, prototype fabrication can begin.

EWS DESIGN FLOW



*AMCC can be contracted to perform these steps.

EWS DESIGN FLOW (Continued)




* AMCC can be contracted to perform these steps.

** AMCC does not support this function at this time.

*** LASAR 6 only.

EWS DESIGN FLOW (Continued)



Section 2:

EWS Methodology

EWS DESIGN METHODOLOGY - DAISY.....(809)

Table of Contents.....	2-2
Daisy Glossary.....	2-5
Basic System Commands.....	2-8
DANCE: Daisy Network Connectivity Extractor.....	2-17
DRINK: Daisy Resolving Linker.....	2-18
SPARC: Simulator Parameter Compiler.....	2-19
AGIF: AMCC Interface Format.....	2-24
ERC: Engineering Rules Checks.....	2-25
FRONT-ANNOTATION.....	2-26
BACK-ANNOTATION.....	2-26
SIFT: Simulator Intermediate Files Translator.....	2-27
SING: Simulation Input Generation.....	2-29
FMT_CSD.SING: Format Control File.....	2-30
SOM Control File.....	2-32
OUTPUTS SECTION.....	2-36
SOM.....	2-49
TCAL: Timing Calculator.....	2-50
DLS.....	2-51
AMCCSIMFMT: AMCC Simulation File Formatter.....	2-59
AMCCVRC: AMCC Vector Rules Checker.....	2-60
Appendix A: Shell Scripts Listings.....	2-A-1

DAISY/DNIX DESIGN METHODOLOGY

The following pages are taken from the AMCC EWS Design Methodology seminar for the DAISY Engineering Workstation under the DNIX operating system. No attempt has been made to include all of the course material from the AMCC seminar nor to replace the extensive DAISY reference and design manuals.

This section is designed to walk the user through an overview of the various steps in a design, from schematic capture to final AMCCSIMFMT execution.

AMCC MacroMatrix support software is integrated with the DAISY software to provide a comprehensive set of tools designed to simplify the user interface and allow the user to concentrate on the design rather than on the EWS system itself.

COMMANDS

For those users who are familiar with MAESTRO, the upgrade to DNIX is simplified by the fact that the MAESTRO commands, with minor modifications, work under DNIX. For those users who are familiar with UNIX or UNIX-clones, DNIX is a UNIX-like operating system and supports the lower-case commands as well.

For new users, since all files must be uppercase if they are to transfer to other computers, and since all directories must be uppercase, the MAESTRO commands may be easier to learn first.

DED

The DNIX system offers two graphics editors, DED and the newer DED2. DED and quickscreen editing (see Appendix B in this section) provide a fast graphics capture system. DED2 is oriented to window and mouse or puck operation. Either or both may be used to complete a schematic capture.

AMCC SHELL SCRIPTS

AMCC MacroMatrix support software includes preprogrammed shell scripts (also called shells) which minimize the effort required by the user when executing both the AMCC support software and the DAISY software. These shell scripts are documented in Appendix A at the back of this section.

Where a user does not need to alter these shells, they can be used to call and invoke all required steps up to DLS or DTV simulation. The very last step, AMCCSIMFMT, is called by typing its name and is run after simulation.

When the shells are not adequate for whatever reason, they can be edited or the commands can be entered without capture into a shell. DAISY also allows the user to program function keys with commonly used commands.

The commands are described on the following pages in sufficient detail to allow the user to evaluate the AMCC supplied shells. For further details, consult the DAISY reference manuals shipped with your system.

AMCC GLOSSARY OF EWS TERMS
SUMMARY

DAISY-SPECIFIC

ACE	Another editor - not in design center yet
AGIF	AMCC Generic Interface Format
RUN_AGIF.ERR	Error file
AMCCFRONT.LST	Error file
AMCCSIMFMT	AMCC simulation format program
AMCCSIMFMT.ERR	Error file
CONFIG	Configuration file
DANCE	DAISY Network Connectivity Extractor
DANCE.ERR	Concatenated Error file - from AMCC shell
DED	DAISY Drawing EDitor, used for schematic capture (DED II is also for operation under DNIX)
DFS	** DAISY Fault Simulator
DLS	DAISY Logical Simulator
DNIX	DAISY UNIX-like operating system
DRINK	DAISY Resolving LINKer
DRINK.ERR	DRINK error file - from AMCC shell
DTV	DAISY Timing Verifier
DTA	** DAISY Testibility Analyzer
FMT_CSD.SING	Format source file
FMT	Default DLS/DTV format file
IMAGE.SOM	Circuit image for simulation, from SOM atep
INCR.DFR	DRINK Incremental Report
n.DRAW	Drawing page produced under DED; DED2
n.DFR	Dance report file
n.DIF	Dance Intermediate File
n.SFR	Sift report file
n.SIF	Sift Intermediate File
RUN-AMCC	Super-shell
RUN_AGIF	AGIF shell
RUN_DD	DANCE-DRINK shell
RUN_ERC	ERC shell
RUN_ANN	Front-Annotation shell; Back-Annotation shell
RUN_SIFT	SIFT shell
RUN_SMAKER	SOM MAKER shell
RUN_SMT	AMCCSIMFMT shell
RUN_SOM	SOM and TCAL shell
RUN_VRC	AMCCVRC shell
SIFT	Simulator Intermediate Files Translator (Users choose between MIN, NOM, MIL and COM, COM4 or COM5 files)
SIFT.ERR	Error file
SING	Simulation Input Generation Program
SOM	Simulator Object Module Generator
SOM.ERR	SOM control file and error report

SOM_MCF.SING

SPARC Usual name for simulation control file
 Simulator Parameter Compiler
 (Used by AMCC to create the object
 SIFT files)

TCAL Timing Calculator
 (part of the Front-Annotation/Back-
 Annotation software package, a joint
 DAISY-AMCC effort)

TCAL.ERR Error file

TIN ** Test Vector Generating Software

T0.SOM State at time = 0, from SOM step

TREE.DFR DRINK report file

TREE.DNLK DRINK Intermediate File

TREE.SIF Sift Intermediate File

TREE.SFR Sift report file

VLAIF Virtual Logic Analyzer Intermediate Format
 (also referred to as remote data-vector
 file; can be an output file as well)
 This formatted output is required for
 AMCCSIMFMT input

*.ERR Transcript error file (AMCC shell)

** not covered in the AMCC DAISY seminar

ANNOTATION FILES:**Front-Annotation:**

FNTMIL.DSY Front-Annotation MILITARY file
FNTCOM.DSY Front-Annotation COMMERCIAL file
FNTNOM.DSY Front-Annotation NOMINAL file
FNTMIN.DSY Front-Annotation MINIMUM file

Intermediate-Annotation (when available):

IBAMIL.DSY Intermediate-Annotation MILITARY file
IBACOM.DSY Intermediate-Annotation COMMERCIAL file
IBANOM.DSY Intermediate-Annotation NOMINAL file
IBAMIN.DSY Intermediate-Annotation MINIMUM file

Back-Annotation - Core data only; from AMCC)

CORMIL.DSY Back-Annotation MILITARY file
CORCOM.DSY Back-Annotation COMMERCIAL file
CORNOM.DSY Back-Annotation NOMINAL file
CORMIN.DSY Back-Annotation MINIMUM file

**Back-Annotation - complete; from COR, CIRCUIT.PKG
and AMCCANN software**

BCKMIL.DSY Back-Annotation MILITARY file
BCKCOM.DSY Back-Annotation COMMERCIAL file
BCKNOM.DSY Back-Annotation NOMINAL file
BCKMIN.DSY Back-Annotation MINIMUM file

AMCC FILES:

AMCCERC.LST ERC report, error list
AMCCIO.LST I/O signal list; SSO table
AMCCPKG.LST Package data report
AMCCVRC.LST AMCCVRC report and error list
AMCCXREF.LST Cross-reference listing
CIRCUIT.PKG AMCC Package Data report
CIRCUIT.SDI AMCC Formatted Netlist
OUTPUT.DLY loading data file - submit

INTRODUCTION TO THE DAISY UNDER DNIX

LOGGING ON:

- TYPE YOUR LOGIN CODE (CLASS; DEW; etc.) AS ASSIGNED
- THE LOGIN IS NOT CASE-SPECIFIC
- IF YOU HAVE A PASSWORD DEFINED THEN TYPE THE PASSWORD
 - THE SYSTEM IS NOT SET UP FOR A PASSWORD AT PRESENT
 - A PASSWORD WILL NOT BE USED FOR THE LOGIN "CLASS"
 - PASSWORDS ARE CASE-SPECIFIC

LOGGING OFF:

- IN THE MAIN WINDOW TYPE "LOG"
 - LOGGING OFF DOES NOT CLOSE OPEN WINDOWS
 - CLOSE ALL SUB-WINDOWS BEFORE LOGGING OFF SYSTEM
- IN SUB-WINDOWS TYPE "CTL-E" OR "CTL-D"

INTRODUCTION TO THE DAISY UNDER DNIX

PROMPT:

- THE SYSTEM PROMPT IS "\$" FOR ALL WINDOWS
- UNDER "CLASS" THE PROMPT HAS BEEN DEFINED TO BE "**CLASS>**" FOR THE MAIN WINDOW
- YOU CAN DEFINE YOUR OWN PROMPT AND CAN DO SO FOR EACH WINDOW (WHY BOTHER?)
- DEFINITION IS IN THE **loginfile** AND IS FOR **PS1 = " "** WHICH STANDS FOR "**prompt-string-1**"

LOGIN FILE:

- ONE EXISTS FOR "CLASS" FOR THE Q3500
- CREATE ONE THE FIRST TIME ON THE SYSTEM
- USE TEC TO CREATE IT
- IT **MUST** CONTAIN A SUBMIT SUCH AS:
 `%SUBMIT /AMCC/Qnnn_LIBS/QnnnnSETUP
 TO SELECT LIBRARY Qnnnn`
- EXIT TEC AND LOG OFF!
*(executing loginfile {RET} will **NOT** work)*
- LOG BACK ON AND THE LIBRARY IS SELECTED
- THE FILE **MUST** BE NAMED "**loginfile**"
 - **MUST** BE LOWERCASE

IC INVADERS!

HOW TO CREATE AND DESTROY WINDOWS

- MULTIPLE WINDOWS SLOW DOWN THE SYSTEM
- TWO WINDOWS OR THREE IS ENOUGH (THE LIMIT DEPENDS ON WHAT THEY ARE DOING)
- IF THE DEFAULT SIZE IS OK, THEN TYPE {SHIFT}-{ZOOM}
 - THE "\$" PROMPT IN THE WINDOW IS WHERE YOU ARE TYPING
 - YOU ARE STILL IN THE SAME CURRENT CONTEXT
- TO CLOSE - PUT THE CURSOR IN THE WINDOW TO BE CLOSED
AND TYPE
PAN/CTL-E
- CAN TYPE "NW command"
 - OPENS A WINDOW AND FIRES OFF PROCESS
 - WINDOW IS "FOREGROUND" (VISIBLE)
 - CLOSES WINDOW WHEN DONE
 - USE OF "NW" ALLOWS DIFFERENT WINDOW SIZES TO BE SPECIFIED

INTRODUCTION TO THE DAISY UNDER UNIX

- CAN TYPE "command &" TO FIRE OFF A BACKGROUND OPERATION
 - system assigns a process number and returns a prompt to the user - hit <RET> and continue other tasks
 - ASSIGNS A PROCESS NUMBER TO THE TASK
 - DISPLAY THE TASKS IN PROCESS BY TYPING "ps"
- EXAMPLE:
`RUN_DD &`
- TOGGLE BETWEEN WINDOWS BY THE YELLOW BUTTON ON THE "MOUSE"
 - PUT THE CURSOR ON THE TOP BANNER AND HIT YELLOW
 - NO WINDOW WILL COME UP IF ONE IS NOT THERE
 - TOP AND SMALLER WINDOWS CHANGE PLACE
 - KEEP THE CURSOR OUT OF THE BANNER
 - THE PROCESS WILL HALT
- IF THE CURSOR IS IN THE SELECT STATE (IN A BANNER)
- BLUE BUTTON IS A MENU BUTTON
 - BLUE IS MENU BANNER SELECT (SELECT AS FOR WINDOWS)
 - BLUE IS MENU OPTION SELECT
 - YELLOW CLOSES THE OPTION SELECTED
- LOCATOR OPTION - MOUSE CAN BE SET RELATIVE OR ABSOLUTE IN ITS MOTION
- FRONT/BACK IS THE SAME AS BANNER SELECT
- SHELL WINDOW IS ANOTHER WAY TO OPEN A WINDOW

INTRODUCTION TO THE DAISY UNDER DNIX

OUTPUT CONTROL

- A LARGE ZOOMED "H" APPEARS IN THE UPPER CORNER

CURRENT CONTEXT

- APPEARS AT THE TOP OF THE SCREEN

WINDOW PANNING

- DEFAULT WINDOW CAN BE PANNED WITHIN ITS BORDERS
 - MUST BE AT THE BOTTOM TO SEE WHAT YOU ARE TYPING IN
- MAIN (LOGIN) WINDOW DOES NOT PAN OR SCROLL

INTRODUCTION TO THE DAISY UNDER DNIX

TREE STRUCTURE

- AS BEFORE BUT CURRENT CONTEXT IS . INSTEAD OF -
- FILENAMES ARE AS BEFORE
- A-Z, 0-9 10 CHARACTER PRIMARY, 4 CHARACTER EXTENSION
AVOID SPECIAL CHARACTERS, BE MEANINGFUL
AVOID DAISY, TEGAS RESERVED WORDS (CONFUSING)
- {NEXT}, {PREVIOUS}, {CHANGE} KEYS ALL WORK AS BEFORE
- DESIGNS CAN BE FLAT, TREE HIERARCHY,
NESTED BLOCKS, CELLS

COMMANDS

MAKE A DIRECTORY

```
MKDIR Q700LIB  
MKDIR BARREL8  
MKDIR APNOTE1  
MKDIR CLASSEX
```

INVENTORY THE DIRECTORY OR THOSE AROUND IT

INV .	CURRENT
INV . -DE	CURRENT, DEEP
INV . -S -L -DE	CURRENT, DEEP, SORTED, LONG
INV ..	(WAS INV +) ONE UP

INITIALIZE A DISK

```
INITDISK -name WHERE name UP TO 19 CHARACTERS
```

INTRODUCTION TO THE DAISY UNDER DNIX

MOUNT A F

MOUNT /F

COPY FILES

COPY /F/TCAL_MIL.MCF TO .

COPY SOM_MCF.SING TO /NET/D_T/USER/DEW <--- NOTE

COPY SOM_MCF.SING TO /F/FULL_MCF.SING

COPY . TO /F -B

COPY *.DRAW TO /F/Q700

COPY /F/Q700/*.DRAW TO . -B

COPY 1.DRAW TO 2.DRAW

DISMOUNT A DISK

DIS

TYPE A FILE

TYPE SOM_MCF.SING

INTRODUCTION TO THE DAISY UNDER DNIX

ERASE FILES, ETC.

ERASE 1.DRAW

ERASE *.BAK

CHECK YOUR CONTEXT FIRST!!!!

DO NOT DO THIS AT SYSTEM LEVEL!

ERASE *.* <---- ALL FILES

ERASE * <---- ALL FILES

THEN ALL DIRECTORIES

YOU GET ONE CHANCE TO SAVE YOURSELF BEFORE

FULL DESTRUCTION

ERASE CLASSEX <---- ERASES CONTENTS
OF DIRECTORY
CLASSEX

ERASE CLASSEX -0 <---- ERASES THE DIRECTORY
CLASSEX

CHANGE A DIRECTORY

CD .. UP TREE

CD Q700 DOWN TREE

CD /USER/CLASS GET WHERE YOU BELONG

CD GOES TO LOGIN DIRECTORY NEAT!

RENAME A FILE, ETC.

RENAME XXX.DRAW TO 3.DRAW

RENAME TEMP TO 1.DRAW

RENAME TEMP_SOM TO SOM_MCF.SING

INTRODUCTION TO THE DAISY UNDER DNIX

MOUSE OFF

- DON'T!
 - SOME OPERATIONS REQUIRE THE MOUSE
(D_T, D_I WILL NEED MICE)
- SHIFT-WRAP WILL TOGGLE THE CURSOR-ACTIVE/INACTIVE

CALL DED

DED 1

DED 15

DED2 1 NEW DED (NOT COVERED HERE)
- SEE BOOK

- CAN USE DED AND DED 2 BACK AND FORTH ON PAGES

DED OR DED1 - THE OLD GRAPHICS EDITOR

- WORKS THE SAME AS BEFORE

- AFTER CAPTURE OF THE SCHEMATIC USING
DED OR DED2 • • • •

DANCE: DAISY NETWORK CONNECTIVITY EXTRACTOR

DANCE PREREQUISITES:

- USES .DRAW FILES PRODUCED UNDER DED OR DED2
- REQUIRES PROFILE, CONTENTS, GLOBAL NAMES,
PARAMETER AND NESTED REFERENCE FILE
(THE LATTER WITH -N OPTION ONLY)
- RECOMMEND USE OF DANCE CONFIGURATION FILE
- PRODUCES n.DFR, n.DIF

n.DRAW ---> DANCE ---> n.DFR
:---> n.DIF

- SHELL PUTS ALL n.DFR INTO DANCE.ERR
- ALWAYS CHECK ERROR FILES!

- CHECKS DRAWING PAGES FOR BASIC DESIGN ERRORS
 - UNUSED PINS
 - DUPLICATE NAMES
 - DUPLICATE OR MISSING PARAMETERS
(DAISY PARAMETERS)
- MULTIPLE DRIVES (TWO OR MORE PAGE CONNECTORS HAVE THE SAME NAME)
- NO DRIVES FOR SIGNALS
(PAGE CONNECTOR - NO HIERARCHY CONNECTOR)
- COMPILES DATA FROM DRAWING PAGES (n.DRAW FILE)
FOR TRANSLATION TO THE INTERMEDIATE FILE (n.DIF FILE)
 - A BINARY FILE
- GENERATES A REPORT FILE (n.DFR)
- DANCE CONFIGURATION FILE - LISTED IN THE PROFILE FILE
- THE DRAWING PAGES ARE NAMED 1.DRAW, 2.DRAW, ETC.
UNLESS LEXICAL MODE IS SET IN THE CONFIGURATION FILE

INVOKE DANCE BY:

DANCE <drawing-page-name> [option]... {EXECUTE}
<design-path>

The default drawing page name is 1
• needed for P

The default design path is the current context
• needed for B or T

Input-scope:

-P page	the default
-B block	
-T tree <====	

Input:

-U updated pages only <====	
-N [<nest-file>] nested (with T input scope only)	
• If not specified, default is Nested	
Reference file in PROFILE file	
-NC no conditional nesteds processed	

Message-level:

-M0 lowest message level	
-M3 normal setting for errors <=====	NO
DEFAULT	

Help-display:

-H help display of all legal DANCE syntax	
elements	

EXAMPLES

DANCE	PAGE 1.DRAW ONLY
DANCE -M3 -T	ALL PAGES, INDIVIDUAL REPORTS, TREE IN CURRENT CONTEXT
DANCE -M3 -T -ERR	ALL PAGES, CONCATENATED ERR REPORTS
DANCE /USER/CLASS/n	PAGE n ONLY
DANCE -M3 -T -N	ALL PAGES, NESTED MODE, TREE IN CURRENT CONTEXT

SEE LOGICIAN DESIGN COMPILATION SECTION 3.5
FOR DANCE ERROR MESSAGES

SUMMARY

- DANCE -T -N -M3 -E3

GENERATES n.DFR, n = 1, 2, 3, 4...

- INVOKE THE DANCE-DRINK SHELL BY:
RUN_DD

- CHOOSE MENU OPTION "1" UNDER THE SUPER-SHELL

BOTH GENERATE: DANCE.ERR
DRINK.ERR

DRINK: DAISY RESOLVING LINKER

DRINK PREREQUISITES:

- USES .DIF FILES PRODUCED FROM DANCE
- REQUIRES PROFILE, GLOBAL NAMES, PARAMETER,
NESTED REFERENCE FILES
- RECOMMEND USE OF DRINK CONFIGURATION FILE
- PRODUCES TREE.DFR or INCR.DFR
- LINKS THE DRAWING PAGES INTO A SINGLE DESIGN
- RESOLVES INTERPAGE REFERENCES
- TAKES DATA FROM THE n.DIF FILES, RESOLVES THE
EXTERNAL REFERENCES AND PRODUCES THE
GLOBAL REFERENCES
- THE GLOBAL FILE IS (TREE.DNLK)
- GENERATES A REPORT FILE (TREE.DFR)
- DRINK CONFIGURATION FILE - LISTED IN THE PROFILE FILE
- THE BINARY FILES ARE NAMED 1.DIF, 2.DIF, ETC.
UNLESS LEXICAL MODE IS SET IN THE CONFIGURATION FILE

INVOKE BY:

DRINK <full-link-mode> [option]... {EXECUTE}
<update-link-mode>

link-file: default is l.DIF

update-path: default is top of tree

report: TREE.DFR for a full link
INCR.DFR for an update link

Help display:

-H provides chart of syntax elements

Support files - use to override the PROFILE file:

C <configuration-file>
N <nested-file>
GLOBAL <global-file>
PARAM <parameter-file>

NORMAL INVOCATION:

DRINK ALL PAGES <=====
DRINK -M3 -E3 ALL PAGES
- MESSAGES REPORTED TO SCREEN
DRINK -U UPDATE LINK ON TREE IN
CURRENT CONTEXT

SEE LOGICIAN DESIGN COMPILED SECTION 4.3
FOR DRINK ERROR MESSAGES

- USE DRINK -T -M3 -E3
GENERATES TREE.DFR
 - INVOKE THE DANCE-DRINK SHELL BY:
RUN_DD
 - CHOOSE MENU OPTION "1" UNDER THE SUPER-SHELL
- GENERATES: DANCE.ERR
DRINK.ERR

SPARC: SIMULATOR PARAMETER COMPILER

- BUILDS A GENERIC LIBRARY CONTAINING FUNCTIONAL DESCRIPTIONS OF THE SCHEMATIC COMPONENTS
- THE FILE CONTAINS TECHNOLOGY, TIMING AND FUNCTIONS
- AMCC LIBRARIES HAVE ALREADY BEEN COMPILED
- DESIGNS SUBMITTED TO AMCC MAY NOT CONTAIN ANY COMPONENTS THAT THE DESIGNER CREATED - ONLY AMCC RELEASED MACROS OR AMCC APPROVED PATCHES ARE ALLOWED

SPARC IS BEYOND THE SCOPE OF THE BEGINNER

RUN AGIF - THE AMCC INTERFACE FORMAT

- BEFORE PROCEEDING WITH THE REST OF THE STEPS USING DAISY SOFTWARE, THE AMCC MACROMATRIX SOFTWARE TO PRODUCE THE AMCC GENERIC INTERFACE FORMAT FILE SHOULD BE RUN
- THE NEXT STEP IS TO RUN AND SUCCESSFULLY PASS THE AMCC ENGINEERING REPORTS AND CHECKS SOFTWARE OR ERCs
- FAILURE IN THE ERCs REQUIRES A RE-ENTRY INTO THE GRAPHICS EDITOR (DED1 OR DED2), THEN AN INCREMENTAL DANCE AND DRINK AND ANOTHER ERC EXECUTION
- ONCE THE ERCs ARE SUCCESSFUL, THE TIMING CALCULATION FRONT-ANNOTATION FILE SHOULD BE GENERATED

- INVOKE THE AGIF SHELL BY:
- DIRECT CALL:
RUN_AGIF
- CHOOSE MENU OPTION "1" UNDER THE SUPER SHELL

GENERATES: RUN_AGIF.ERR
CIRCUIT.SDI
misc. files

THE ERCS

- THE AMCC MACROMATRIX SUPPORT SOFTWARE INCLUDES AN EXTENSIVE ENGINEERING RULES CHECKS (ERC) PROGRAM
- THE "ERC" PROGRAM DETECTS ERRORS, SUCH AS:
 - OVER-POPULATED ARRAYS
 - EXCESSIVE CURRENT
 - OVERLOADED MACROS
 - INCORRECT HOOK-UPS
 - INVALID TECHNOLOGY MIXES
 - PIN-CLASS ERRORS
 - INVALID LIBRARY
- THE ERC PROGRAM ISSUES REPORTS THAT ASSIST IN THE FINAL EVALUATION OF A DESIGN, SUCH AS:
 - POPULATION, INCLUDING EXTERNAL PIN COUNT
 - MACRO USAGE, MACRO OCCURRENCE AND POWER
 - FAN-OUT LOADING
- THE ERC PROGRAM SHOULD BE RUN PRIOR TO SIMULATION

- INVOKE THE ERC SHELL BY:

RUN_ERC

or AMCCERC

or choose menu option "1" under the super shell

GENERATES: AMCCERC.LST ERC report
 AMCCIO.LST I/O list
 AMCCXREF.LST cross reference

all files are in the ERC subdirectory

FRONT-ANNOTATION**BACK-ANNOTATION**

- THE AMCC MACROMATRIX SUPPORT SOFTWARE INCLUDES AN ANNOTATION PROGRAM THAT ALLOWS THE SIMULATION TO BE PERFORMED WITH LOADING DELAYS INCLUDED.
- THE FRONT-ANNOTATION DELAY FILE INCLUDES THE LOADING DELAYS ON A NET AS FOLLOWS:
 - ACTUAL FAN-OUT LOAD DELAY
 - ACTUAL WIRE-OR LOAD DELAY
 - STATISTICAL ESTIMATE OF THE METAL LOAD DELAY BASED ON THE NET SIZE
 - ACTUAL OUTPUT CAPACITIVE LOAD DELAY
- AFTER LAYOUT, THE BACK-ANNOTATION SOFTWARE WILL PROVIDE A BACK-ANNOTATION DELAY FILE THAT WOULD BE SUBSTITUTED FOR THE FRONT-ANNOTATION DELAY FILE

- INVOKE THE ANNOTATION SHELL BY:

RUN_ANN
or AMCCANN
or choose menu option "2" under the super shell

GENERATES: RUN_ANN.ERR

PRODUCES : FNTMIN.DSY the delay files
 FNTMIL.DSY OR FNTCOM.DSY
 (FNTNOM.DSY for your own use)
 AMCCPKG.LST REPORT FILE
 OUTPUT.DLY (DATA FILE)

SIFT: SIMULATOR INTERMEDIATE FILES TRANSLATOR

- PROCESSES INFORMATION GENERATED IN DANCE, DRINK PLUS THE SPARC-GENERATED AMCC LIBRARIES
- PREPARES DATA FOR USE BY DLS/MDLS/DTV
- SIFT DETERMINES ON A PAGE BASIS THE RELATIONSHIP BETWEEN COMPONENTS ON A PAGE AND THE INFORMATION IN THE LIBRARY

SIFT PREREQUISITES:

- USES n.DIF FILES PRODUCED FROM DANCE
- USES TREE.DNLK FILE PRODUCED FROM DRINK
- REQUIRES PROFILE, SIFT CONFIGURATION FILE, SPARC LIBRARY FILE(S) {AMCC LIBRARY}, PARAMETER AND NESTED REFERENCE FILES
- PRODUCES n.SIF AND TREE.SIF FILES
- OPTIONALLY PRODUCES n.SFR AND TREE.SFR FILES (NOT USUALLY REQUIRED WHEN RUNNING AN AMCC LIBRARY)

INVOKE BY:**SIFT [design-path] [option]... {EXECUTE}****NORMAL INVOCATION:**

SIFT	PROCESSES FILES FOR TREE IN CURRENT CONTEXT
SIFT -M3	SAME BUT ADDS MESSAGES
SIFT -M3 -L -R	SAME BUT ALSO DISPLAYS CONFIGURATION FILE AND GENERATES TREE.SFR AND n.SFR FILES

SEE LOGICIAN DESIGN COMPIRATION SECTION 6.9
FOR SIFT ERROR MESSAGES - TBS

SIFT SHELL USES:**SIFT -M3 -LIB \$FAMILY/PATCH\$1.SLIB****• INVOKE THE SIFT SHELL BY:**

RUN_SIFT [option] option = MIN
 NOM
 COM BIPOAR
 COM4 OR COM5 BICMOS
 MIL

THE OPTION IS REQUIRED

**• OR CHOOSE MENU OPTION "3" UNDER THE SUPER-SHELL
and follow the prompt (RECOMMENDED)****GENERATES : SIFT.ERR**

SING: SIMULATION INPUT GENERATION**SING PREREQUISITES:**

- USES THE BINARY FILES PRODUCED UNDER
DANCE AND DRINK
- USES A SMALL NUMBER OF USER-WRITTEN PROGRAMS
THAT EXTRACT AND FORMAT INFORMATION
- ALLOWS THE EXTRACTION OF INFORMATION FROM A
DRAWING SUCH AS COMPONENT NAMES AND ATTRIBUTES,
PAGE NUMBER, CONNECTIVITY, PARAMETER VALUES
- PRODUCES INPUT FILES FOR SIMULATORS AND OTHER
DESIGN AUTOMATION TOOLS

SING IS BEYOND THE SCOPE OF A BEGINNER

**

SING "TO DAISY" SHELL:

USES : SING -T -M3 -MCF /AMCC/SOM_MAKER/SOM_MCF

- INVOKE THE SOM_MAKER SHELLS, BY:
RUN_SMAKER
- OR CHOOSE MENU OPTION "3" UNDER THE SUPER-SHELL

GENERATES: SOM_MAKER.ERR

OPTIONAL STEP**FMT_CSD.SING: FORMAT CONTROL FILE**

-
- THIS IS THE FILE FROM WHICH THE DLS/DTV DEFAULT FORMAT IS CREATED - controls WAVE and LIST formats

 - THIS FILE MAY BE EDITED USING TEC
 - MOVE SIGNALS, ADD SIGNALS (ANY INTERNAL NET NAMED ON THE DRAWING -
 - ADD SIGNALS BY DUPLICATING AN EXISTING LINE
 - THERE ARE SPECIAL CHARACTERS YOU CANNOT SEE OR DECIPHER
 - USE TEC AND EXIT WHEN FINISHED
 - THEN USE THE COMMAND:
FMT_CSD.SING
TO RE-CREATE THE FMT FILE USING THE NEW
VERSION OF THE FMT_CSD.SING FILE
 - THIS FILE IS A FOR-YOUR-OWN REFERENCE

 - NOTE: FMT IS NO LONGER OF INTEREST TO AMCC
 - EXIT THE SUPER SHELL BEFORE EDITING FMT_CSD.SING
 - NOTE: YOU MUST RUN BOTH THE FMT_CSD.SING COMMAND AND STEP 3 (RUN_SOM) IF YOU EDIT FMT_CSD.SING

```

SOM SOM_MCF.SING -M3
DLS <<1
FORMAT
CARYIN@S16BITADR/3:CARYIN
3DATA0@S16BITADR/2:DATA0
3DATA1@S16BITADR/2:DATA1
3DATA1@S16BITADR/2:DATA10
3DATA11@S16BITADR/2:DATA11
3DATA12@S16BITADR/3:DATA12
3DATA13@S16BITADR/3:DATA13
3DATA14@S16BITADR/3:DATA14
3DATA15@S16BITADR/3:DATA15
3DATA20@S16BITADR/2:DATA2
3DATA3@S16BITADR/2:DATA3
3DATA4@S16BITADR/2:DATA4
3DATA5@S16BITADR/2:DATA5
3DATA6@S16BITADR/2:DATA6
3DATA7@S16BITADR/2:DATA7
3DATA8@S16BITADR/2:DATA8
3DATA9@S16BITADR/2:DATA9
3DATB0@S16BITADR/4:DATB0
3DATB1@S16BITADR/4:DATB1
3DATB10@S16BITADR/4:DATB10
3DATB11@S16BITADR/4:DATB11
3DATB12@S16BITADR/3:DATB12
3DATB13@S16BITADR/3:DATB13
3DATB14@S16BITADR/3:DATB14
3DATB15@S16BITADR/3:DATB15
3DATB2@S16BITADR/4:DATB2
3DATB3@S16BITADR/4:DATB3
3DATB4@S16BITADR/4:DATB4
3DATB5@S16BITADR/4:DATB5
3DATB6@S16BITADR/4:DATB6
3DATB7@S16BITADR/4:DATB7
3DATB8@S16BITADR/4:DATB8
3DATB9@S16BITADR/4:DATB9
3EXTCLK@S16BITADR/10:EXTCLK
3EXTRST@S16BITADR/10:EXTRST
3MUXA@S16BITADR/2:MUXA
3MUXB@S16BITADR/4:MUXB
3CAROUT@S16BITADR/10:CAROUT
3FZERO@S16BITADR/10:FZERO
3NEXT0@S16BITADR/6:NEXT0
3NEXT1@S16BITADR/6:NEXT1
3NEXT10@S16BITADR/8:NEXT10
3NEXT11@S16BITADR/8:NEXT11
3NEXT12@S16BITADR/9:NEXT12
3NEXT13@S16BITADR/9:NEXT13
3NEXT14@S16BITADR/9:NEXT14
3NEXT15@S16BITADR/9:NEXT15
3NEXT2@S16BITADR/6:NEXT2
3NEXT3@S16BITADR/6:NEXT3
3NEXT4@S16BITADR/7:NEXT4
3NEXT5@S16BITADR/7:NEXT5
3NEXT6@S16BITADR/7:NEXT6
3NEXT7@S16BITADR/7:NEXT7
3NEXT8@S16BITADR/8:NEXT8
3NEXT9@S16BITADR/8:NEXT9
3SUM0@S16BITADR/6:SUM0
3SUM1@S16BITADR/6:SUM1
3SUM10@S16BITADR/8:SUM10
3SUM11@S16BITADR/8:SUM11
3SUM12@S16BITADR/9:SUM12
3SUM13@S16BITADR/9:SUM13
3SUM14@S16BITADR/9:SUM14
3SUM15@S16BITADR/9:SUM15
3SUM2@S16BITADR/6:SUM2
3SUM3@S16BITADR/6:SUM3
3SUM4@S16BITADR/7:SUM4
3SUM5@S16BITADR/7:SUM5
3SUM6@S16BITADR/7:SUM6
3SUM7@S16BITADR/7:SUM7
3SUM8@S16BITADR/8:SUM8
3SUM9@S16BITADR/8:SUM9
3S
PUT FMT
QUIT N
!

```

FMT CSD.SING

SOM CONTROL FILE

- PROVIDES SIGNAL STIMULUS
- PROVIDES OTHER INFORMATION FOR USE BY DTV/DLS/MDLS
- UP TO 9 SECTIONS MAY BE DEFINED:

\$CAPACITANCE	* USE DEFAULT
\$CONFIGURATION	* NOT FOR FUNCTIONAL, AC TEST
\$DATA	PARAMETRICS
\$INITIALIZE	* NOT FOR FUNCTIONAL, AC TEST
	PARAMETRICS
\$INPUTS	* FOR DATA FILE
\$OUTPUTS	* FOR PRINT_ON_CHANGE
	* FOR TEGAS TESTPATT FORMAT
	* FOR OUTPUT FILE DESCRIPTION
\$PMX_INFO	
\$SIGNAL_GENERATORS	* DEFAULT FOR TIME = 0
	* USE IF SIGNAL NOT IN DATA
	FILE

\$TIMING**NOT USED:**

CAPACITANCE
 DATA
 INITIALIZE
 PMX_INFO
 TIMING

- EITHER INPUTS OR SIGNAL_GENERATORS MUST BE USED
- THE \$END MUST BE AT THE END OF THE SOM CONTROL FILE
- THE \$CONFIGURATION SECTION
- SPECIFY VALUES USED BY THE SIMULATION PROGRAMS
 - DEFAULT VALUES NORMALLY UNCHANGED

THE \$DATA SECTION

- FOR ROMS, RAMS, PLAS - at-speed simulation only!
- DO NOT USE FOR FUNCTIONAL, AC TEST OR PARAMETRIC SIMULATIONS

THE \$INITIALIZE SECTION

- SPECIFY INITIAL VALUES FOR A SIGNAL OR GROUP OF SIGNALS - WHEN IMPOSSIBLE TO DO OTHERWISE
- AMCC REQUIRES THAT A FUNCTIONAL SIMULATION BE INITIALIZED BY VECTORS. APPLIES TO AC TEST AND PARAMETRIC TESTS.

UNEDITED FILE

```
*****
* DESIGN PATH /USER/CLASS/S16BITADR DATE 18 NOV 1990 16:34
* COMPANY _____ CIRCUIT_NAME _____
* ARRAY _____ PO# _____ REV _____
* DESIGNER _____
* What tests does this control file support: _____
* _____
* _____
* _____
* ****/
**** Configuration section ****/
SCONFIGURATION
GATE_ACTIVITY_LEVEL := 100;
IMMEDIATE_ACTIVITY_LEVEL := 100;
TIMING_CHECK := 1;

**** Signal generator section ****/
$SIGNAL_GENERATORS
@S16BITADR/3:CARRYIN := @0:F0 ;
@S16BITADR/2:DATA0 := @0:F0 ;
@S16BITADR/2:DATA1 := @0:F0 ;
@S16BITADR/2:DATA10 := @0:F0 ;
@S16BITADR/2:DATA11 := @0:F0 ;
@S16BITADR/3:DATA12 := @0:F0 ;
@S16BITADR/3:DATA13 := @0:F0 ;
@S16BITADR/3:DATA14 := @0:F0 ;
@S16BITADR/3:DATA15 := @0:F0 ;
@S16BITADR/2:DATA2 := @0:F0 ;
@S16BITADR/2:DATA3 := @0:F0 ;
@S16BITADR/2:DATA4 := @0:F0 ;
@S16BITADR/2:DATA5 := @0:F0 ;
@S16BITADR/2:DATA6 := @0:F0 ;
@S16BITADR/2:DATA7 := @0:F0 ;
@S16BITADR/2:DATA8 := @0:F0 ;
@S16BITADR/2:DATA9 := @0:F0 ;
@S16BITADR/4:DATB0 := @0:F0 ;
@S16BITADR/4:DATB1 := @0:F0 ;
@S16BITADR/4:DATB10 := @0:F0 ;
@S16BITADR/4:DATB11 := @0:F0 ;
@S16BITADR/3:DATB12 := @0:F0 ;
@S16BITADR/3:DATB13 := @0:F0 ;
@S16BITADR/3:DATB14 := @0:F0 ;
@S16BITADR/3:DATB15 := @0:F0 ;
@S16BITADR/4:DATB2 := @0:F0 ;
@S16BITADR/4:DATB3 := @0:F0 ;
@S16BITADR/4:DATB4 := @0:F0 ;
@S16BITADR/4:DATB5 := @0:F0 ;
@S16BITADR/4:DATB6 := @0:F0 ;
@S16BITADR/4:DATB7 := @0:F0 ;
@S16BITADR/4:DATB8 := @0:F0 ;
@S16BITADR/4:DATB9 := @0:F0 ;
@S16BITADR/10:EXTCLK := @0:F0 ;
@S16BITADR/10:EXTRST := @0:F0 ;
@S16BITADR/2:MUXA := @0:F0 ;
@S16BITADR/4:MUXB := @0:F0 ;
```

SIGNAL GENERATOR EXAMPLES:

```
@CLASS/1.SIGNAL := @0:F0; AT TIME=ZERO, FORCE TO ZERO
```

```
@CLASS/1.EXTCLK := @0:F0, [10000:F0, 10000:F1];  
100ns CLOCK
```

```
[10:F1,10:F0]**; INDEFNITE REPEAT  
RELATIVE - 10 STEPS EACH
```

```
@1000:F1; ABSOLUTE TIME  
CANNOT USE IN A REPEAT STEP
```

```
[1000:F1,1000:F0]*20; 20 CYCLES OF 10ns HIGH,  
10ns LOW, THEN HOLD  
(Q5000 scale)
```

```
[10000:F1,10000:F0]*100, @2005000:F1;  
absolute must not be less than time passed
```

- RUN SMT TO CONVERT A MAESTRO SOM MCF.SING FILE
TO A DNIX SOM_MCF.NEW FILE

• • • BE AT THE SAME TREE NODE!

THE \$OUTPUTS SECTION - MANDATORY

- TO USE AMCCSIMFMT, THE OUTPUTS SECTION IS MANDATORY
NOTE: THIS SECTION IS NOW REQUIRED IN LIEU OF
THE FMT FILE
- ALL PRIMARY INPUTS, ALL PRIMARY OUTPUTS, AND
ALL 3-STATE AND BIDIRECTIONAL ENABLE SIGNALS
MUST BE LISTED IN THE OUTPUT FILE FOR FUNCTIONAL
AND AC TEST VECTORS - USE SAME FORMAT FOR AT-SPEED
- FAILURE TO INCLUDE ALL REQUIRED SIGNALS CAN RESULT
IN DESIGN SUBMISSION DELAYS

SAMPLED

```
*****$OUTPUTS
FILE /USER/CLASS/JOHN/DOE/OUT_DATA <-
@DOE/1:VAR1, VAR2, VAR3,
@DOE/2:SIG1, SIG2;
*****
```

- THE 5 SIGNALS ARE WRITTEN IN FIRST ON LEFT, ETC.
ORDER IN THE FILE NAMED OUT_DATA IN THE PATH
/USER/CLASS/JOHN/DOE
- NOTE PUNCTUATION
 - SEMICOLON ONLY AT THE END OF THE LIST
 - COMMAS AS SEPARATORS IN THE LIST
 - "<-" AT END OF FILE DEFINITION
 - SIGNALS ON THE SAME PAGE CAN BE GROUPED
BUT DIFFERENT PAGES REQUIRE A NEW LINE
 - SIGNALS COULD EACH HAVE THEIR OWN LINE
 - ANY SIGNAL NAMED ON THE SCHEMATIC MAY
APPEAR IN THE \$OUTPUTS SECTION
 - "S" AT THE END OF THE "\$OUTPUTS" - COMMON
ERROR IS TO FORGET IT OR TO TYPE A "\$"

- SUBMIT SAMPLED SIMULATION OUTPUTS FOR FUNCTIONAL,
AT-SPEED AND AC TEST SIMULATIONS

```
/*
 *-----*
 * OUTPUT FILE SECTION - YOU MUST ADD THIS      */
/* UNTIL AMCC CAN AUTOMATE ITS CREATION        */
/* - IT IS REQUIRED FOR AMCCSIMFMT             */
/*-----*/
$OUTPUTS
/* PRINT_ON_CHANGE */
/* PUT THIS IN TO CHECK SKEW ON INPUTS */

/*
 *-----*
 * LIST THE FILE WHERE YOU WANT THE RESULTS      */
/*-----*/
FILE /USER/CLASS/S16BITADR/OUTPUT.LST <-
/*
 *-----*
 * INPUT SECTION      LIST ALL PRIMARY INPUTS HERE */
/*-----*/
@S16BITADR/10:EXTCLK, EXTRST,
@S16BITADR/3:CARYIN,
@S16BITADR/3:DATA15, DATA14, DATA13, DATA12,
@S16BITADR/2:DATA11, DATA10, DATA9, DATA8, DATA7, DATA6,
@S16BITADR/2:DATA5, DATA4, DATA3, DATA2, DATA1, DATA0,
@S16BITADR/2:MUXB,
@S16BITADR/3:DATB15, DATB14, DATB13, DATB12,
@S16BITADR/4:DATB11, DATB10, DATB9, DATB8, DATB7, DATB6,
@S16BITADR/4:DATB5, DATB4, DATB3, DATB2, DATB1, DATB0,
@S16BITADR/4:MUXB,
/*
 *-----*
 * OUTPUT SECTION      LIST ALL PRIMARY OUTPUTS HERE */
/*-----*/
@S16BITADR/10:FZERO, CAROUT,
@S16BITADR/9:SUM15, SUM14, SUM13, SUM12,
@S16BITADR/8:SUM11, SUM10, SUM9, SUM8,
@S16BITADR/7:SUM7, SUM6, SUM5, SUM4,
@S16BITADR/6:SUM3, SUM2, SUM1, SUM0,
@S16BITADR/9:NEXT15, NEXT14, NEXT13, NEXT12,
@S16BITADR/8:NEXT11, NEXT10, NEXT9, NEXT8,
@S16BITADR/7:NEXT7, NEXT6, NEXT5, NEXT4,
@S16BITADR/6:NEXT3, NEXT2, NEXT1, NEXT0;

/*
 *-----*
 * INTERNAL ENABLES      LIST HERE (IF ANY)
/*-----*/
/*
 *-----*
 * INCLUDE AN "SEND" STATEMENT
/*-----*/

```

SEND

SAMPLED FILE OUTPUT SECTION

```
/* ===== */
$OUTPUTS
FILE /USER/CLASS/MUX16/FUNCTION.VLAF <-
/* -----
/* LIST ALL PRIMARY INPUTS EXCEPT THERMAL DIODES      */
/* AND VBB MACRO INPUTS                               */
/* ----- */
@MUX16/2:EXTCLK, EXTRST,
@MUX16/3:SELCT3, SELCT2, SELCT1, SELCT0,
@MUX16/3:DAT0, DAT1, DAT2, DAT3, DAT4, DAT5, DAT6, DAT7,
@MUX16/3:DAT8, DAT9, DAT10, DAT11, DAT12, DAT13, DAT14, DAT15,
/* -----
/* LIST ALL PRIMARY OUTPUTS EXCEPT THERMAL DIODES    */
/* ----- */
@MUX16/2:YOUTPT;
/* -----
/* LIST 3-STATE ENABLES AND BIDIRECTIONAL ENABLES HERE */
/*   IF ANY
/* ----- */
$END
```

- FOR THE SAMPLED OUTPUTS SECTION
DATA IS WRITTEN FOR EVERY "VIEW" (RECORDED) STEP BUT
ONLY FOR THOSE SIGNALS LISTED IN THE \$OUTPUTS SECTION
(LIST RECORDS ALL SIGNALS LISTED IN THE FMT FILE)

- DIFFERENT APPROACH: PRINT_ON_CHANGE

PRINT-ON-CHANGE

```
$OUTPUTS
PRINT_ON_CHANGE
FILE /USER/CLASS/JOHN/DOE/OUT_DATA <-
@DOE/1:VAR1, VAR2, VAR3,
@DOE/2:SIG1, SIG2;
```

- THE USE OF PRINT_ON_CHANGE CAUSES DATA TO BE WRITTEN
ANYTIME THAT ONE OF THE MONITORED SIGNALS CHANGES
VALUE
- ITEMS IN EITHER THE LIST MAY BE INPUTS,
INTERNAL NETS THAT HAVE BEEN NAMED ON THE SCHEMATIC,
OUTPUTS
- ITEMS NOT NAMED CAN BE PIECED IN - NOT A GOOD POLICY
TO DO THIS - PLAN AHEAD!
- SUBMIT PRINT-ON-CHANGE FILES FOR AT-SPEED AND
AC TEST SIMULATION

THE \$INPUTS SECTION - OPTIONAL

- IF INPUT VECTORS FOR THE SIMULATION ARE TO BE SUPPLIED BY A SEPARATE FILE, THIS SECTION DESCRIBES THAT FILE
- SIGNALS IN A SIGNAL GENERATOR SECTION CANNOT ALSO BE IN A "REMOTE" DATA FILE AND VISA VERSA

```
*****  
$INPUTS  
FILE /USER/CLASS/JOHN/DOE/DATA ->  
@DOE/1:VAR1, VAR2, VAR3,  
@DOE/2:SIG1, SIG2;  
*****
```

- THE 5 SIGNALS ARE IN FIRST ON LEFT, ETC. ORDER IN THE FILE NAMED DATA IN THE PATH /USER/CLASS/JOHN/DOE
- NOTE PUNCTUATION
 - SEMICOLON ONLY AT THE END OF THE LIST
 - COMMAS AS SEPARATORS IN THE LIST
 - "->" AT END OF FILE DEFINITION
 - SIGNALS ON THE SAME PAGE CAN BE GROUPED BUT DIFFERENT PAGES REQUIRE A NEW LINE
 - SIGNALS COULD EACH HAVE THEIR OWN LINE
 - NO SIGNAL IN THE LIST MAY ALSO APPEAR IN THE \$SIGNAL_GENERATOR SECTION
 - "S" AT THE END OF THE "\$INPUTS" - COMMON ERROR IS TO FORGET IT OR TO TYPE A "\$"

SAMPLE INPUT SECTION
AND DATA FILE

```

Date: 28 MAY 86 11:06 File: REMOTE.SING Date: 28 MAY 86 11:06 File: INPUT.DAT
$DATA_HEADERS $TYPES
  I/O
  $FORMATS
    TIME VALUE
    $TOTAL_COLUNMS$ 8 28
    $BASES$ D B
    $FIELDS
      TIME
      $FIELDS
        VALUE
        SENDS
        $FIELDS
          $BASES$ 08010808
          $BASES$ 08020808
          $BASES$ 08030808
          $BASES$ 08040808
          $BASES$ 08050808
          $BASES$ 08060808
          $BASES$ 08070808
          $BASES$ 08080808
          $BASES$ 08090808
          $BASES$ 08100808
          $BASES$ 08110808
          $BASES$ 08120808
          $BASES$ 08130808
          $BASES$ 08140808
          $BASES$ 08150808
          $BASES$ 08160808
          $BASES$ 08170808
          $BASES$ 08180808
          $BASES$ 08190808
          $BASES$ 08200808
          $BASES$ 08210808
          $BASES$ 08220808
          $BASES$ 08230808
          $BASES$ 08240808
          $BASES$ 08250808
          $BASES$ 08260808
          $BASES$ 08270808
          $BASES$ 08280808
          $BASES$ 08290808
          $BASES$ 08300808
          $BASES$ 08310808
          $BASES$ 08320808
          $BASES$ 08330808
          $BASES$ 08340808
          $BASES$ 08350808
          $BASES$ 08360808
          $BASES$ 08370808
  *****
  Configuration section ****/
$CONFIGURATION
  GATE_ACTIVITY_LEVEL := 100;
  IMMEDIATE_ACTIVITY_LEVEL := 100;
  TIMING_CHECK := 1;
  **** Signal generator section ****/
$INPUTS
FILE /USER/CLAS/SBARREL16/INPUT.DAT ->
  QBARREL16/2:D0
  QBARREL16/2:D1
  QBARREL16/2:D2
  QBARREL16/2:D3
  QBARREL16/2:D4
  QBARREL16/2:D5
  QBARREL16/2:D6
  QBARREL16/2:D7
  QBARREL16/2:D8
  QBARREL16/2:D9
  QBARREL16/2:D10
  QBARREL16/2:D11
  QBARREL16/2:D12
  QBARREL16/2:D13
  QBARREL16/2:D14
  QBARREL16/2:D15
  QBARREL16/2:SEL1
  QBARREL16/2:SEL2
  QBARREL16/2:SEL3
  QBARREL16/2:SEL4;

```

TO GENERATE FMT_CSD.SING AND A DRAFTED, UNEDITED
SOM_MCF.SING FILE, INVOKE SMAKER:

- *****
• INVOKE RUN_SMAKER

OR CHOOSE MENU OPTION 3 UNDER THE SUPER-SHELL

BOTH SHELLS WILL END WITH "TEC SOM_MCF.SING"

- PERFORM THE EDITS DESIRED
• SUPER SHELL WILL REDISPLAY ITS MENU WHEN TEC IS EXITED

IF YOU ARE GOING TO CREATE A DATA FILE
- EXIT THE SUPER-SHELL

```

*****  

* DESIGN PATH /USER/CLASS/S16BITADR DATE 18 NOV 1990 12:38  

* COMPANY AMCC CIRCUIT_NAME 16 BIT ADDR  

* ARRAY Q1300S PO# REV  

* DESIGNER DEW  

* What tests does this control file support: _____  

* _____FUNCTIONAL VECTOR GNERATION FOR THE _____  

* _____ADDER - A CASE STUDY _____  

*****/  

/* ----- */  

/* *** Configuration section ****/ /*----- */  

/* ----- */  

$CONFIGURATION  

GATE_ACTIVITY_LEVEL := 100;  

IMMEDIATE_ACTIVITY_LEVEL := 100;  

TIMING_CHECK := 1;  

/* ----- */  

/* ----- */  

/* ----- */  

/* ----- */  

$INPUTS  

/* TELL THE SYSTEM WHERE TO FIND THE DATA */  

FILE /USER/CLASS/S16BITADR/INPUT.DAT ->  

/* ----- */  

/* ----- */  

/* ----- */  

/* ----- */  

/* ----- */  

/* ----- */  

/* ----- */  

/* ----- */  

/* ----- */  

/* ----- */  

/* ----- */  

/* ----- */  

/* ----- */  

/* ----- */  

@S16BITADR/10:EXTCLK,  

@S16BITADR/10:EXTRST,  

@S16BITADR/3:CARYIN,  

@S16BITADR/2:DATA0,  

@S16BITADR/2:DATA1,  

@S16BITADR/2:DATA2,  

@S16BITADR/2:DATA3,  

@S16BITADR/2:DATA4,  

@S16BITADR/2:DATA5,  

@S16BITADR/2:DATA6,  

@S16BITADR/2:DATA7,  

@S16BITADR/2:DATA8,  

@S16BITADR/2:DATA9,

```

```
@S16BITADR/2:DATA10,  
@S16BITADR/2:DATA11,  
@S16BITADR/3:DATA12,  
@S16BITADR/3:DATA13,  
@S16BITADR/3:DATA14,  
@S16BITADR/3:DATA15.
```

```
@S16BITADR/2:MUXA,
```

```
@S16BITADR/4:DATB0,  
@S16BITADR/4:DATB1,  
@S16BITADR/4:DATB2,  
@S16BITADR/4:DATB3,  
@S16BITADR/4:DATB4,  
@S16BITADR/4:DATB5,  
@S16BITADR/4:DATB6,  
@S16BITADR/4:DATB7,  
@S16BITADR/4:DATB8,  
@S16BITADR/4:DATB9,  
@S16BITADR/4:DATB10,  
@S16BITADR/4:DATB11,  
@S16BITADR/3:DATB12,  
@S16BITADR/3:DATB13,  
@S16BITADR/3:DATB14,  
@S16BITADR/3:DATB15,
```

```
@S16BITADR/4:MUXB;
```

```
/* ----- */  
/* OUTPUT FILE SECTION - YOU MUST ADD THIS */  
/* UNTIL AMCC CAN AUTOMATE ITS CREATION */  
/* - IT IS REQUIRED FOR AMCCSIMFMT */  
/* ----- */
```

\$OUTPUTS

```
/* PRINT_ON_CHANGE */  
/* PUT THIS IN TO CHECK SKEW ON INPUTS */
```

```
/* ----- */  
/* LIST THE FILE WHERE YOU WANT THE RESULTS */  
/* ----- */
```

```
FILE /USER/CLASS/S16BITADR/OUTPUT.LST <-  
/* ----- */  
/* INPUT SECTION      LIST ALL PRIMARY INPUTS HERE */  
/* ----- */
```

```
@S16BITADR/10:EXTCLK, EXTRST.
```

```
@S16BITADR/3:CARYIN,
```

```
@S16BITADR/3:DATA15, DATA14, DATA13, DATA12,  
@S16BITADR/2:DATA11, DATA10, DATA9, DATA8, DATA7, DATA6,  
@S16BITADR/2:DATA5, DATA4, DATA3, DATA2, DATA1, DATA0,  
@S16BITADR/2:MUXA.
```

```
@S16BITADR/3:DATB15, DATB14, DATB13, DATB12,  
@S16BITADR/4:DATB11, DATB10, DATB9, DATB8, DATB7, DATB6,  
@S16BITADR/4:DATB5, DATB4, DATB3, DATB2, DATB1, DATB0,  
@S16BITADR/4:MUXB,
```

```
/* ----- */
/* OUTPUT SECTION    LIST ALL PRIMARY OUTPUTS HERE    */
/* ----- */

GS16BITADR/10:FZERO, CAROUT,
@S16BITADR/9:SUM15, SUM14, SUM13, SUM12,
@S16BITADR/8:SUM11, SUM10, SUM9, SUM8,
@S16BITADR/7:SUM7, SUM6, SUM5, SUM4,
@S16BITADR/6:SUM3, SUM2, SUM1, SUM0,
@S16BITADR/9:NEXT15, NEXT14, NEXT13, NEXT12,
@S16BITADR/8:NEXT11, NEXT10, NEXT9, NEXT8,
@S16BITADR/7:NEXT7, NEXT6, NEXT5, NEXT4,
@S16BITADR/6:NEXT3, NEXT2, NEXT1, NEXT0;

/* ----- */
/* INTERNAL ENABLES   LIST HERE (IF ANY)           */
/* ----- */
```

```
/* ----- */
/* INCLUDE AN "SEND" STATEMENT                      */
/* ----- */
```

) SEND

```

$DATA_HEADER$
$TYPES
I/O
$FORMATS
TIME_VALUE
$TOTAL_COLUMNS$ 6 37
$BASES D B
$FIELDS
TIME
$FIELDS
VALUE

/* ----- EECDDDDDDDDDDDDDDDDDDMDDDDDDDDDDDDDDDDDD
XXAAAAAAAUAUUAAAAAAAAAU
TTRTTTTTTTTTTTTXTTTTTTTTTTTTX
CRYAAAAAAABBBBBBBBBB8B8BB
LSI1111119876543210 1111119876543210
KTN543210 543210
----- */

$ENDS
000000 1000000000000000000000000000000000000000000000000000000000000000
010000 0000000000000000000000000000000000000000000000000000000000000000
020000 1100000000000000000000000000000000000000000000000000000000000000
030000 0100000000000000000000000000000000000000000000000000000000000000
040000 1000000000000000000000000000000000000000000000000000000000000000
050000 0000000000000000000000000000000000000000000000000000000000000000
060000 1001111111111111111100000000000000000000000000000000000000000000
070000 0001111111111111111100000000000000000000000000000000000000000000
080000 1001111111111111111101111111111111111111111111111111111111111111
090000 0001111111111111111101111111111111111111111111111111111111111111
100000 1000000000000000000000000000000000000000000000000000000000000000
110000 0000000000000000000000000000000000000000000000000000000000000000
120000 1000000000000000000000000000000000000000000000000000000000000000
130000 0000000000000000000000000000000000000000000000000000000000000000
140000 1011111111111111111100000000000000000000000000000000000000000000
150000 0011111111111111111101100000000000000000000000000000000000000000
160000 1011111111111111111101111111111111111111111111111111111111111111
170000 0011111111111111111101111111111111111111111111111111111111111111
180000 1010000000000000000000000000000000000000000000000000000000000000
190000 0010000000000000000000000000000000000000000000000000000000000000
200000 1010000000000000000000000000000000000000000000000000000000000000
210000 0010000000000000000000000000000000000000000000000000000000000000
220000 1001111111111111111100000000000000000000000000000000000000000001
230000 0001111111111111111100000000000000000000000000000000000000000001
240000 1001111111111111111111111111111111111111111111111111111111111111
250000 0001111111111111111111111111111111111111111111111111111111111111
260000 1000000000000000000000000000000000000000000000000000000000000000
270000 0000000000000000000000000000000000000000000000000000000000000000
280000 1000000000000000000000000000000000000000000000000000000000000000
290000 0000000000000000000000000000000000000000000000000000000000000001

```

```

/*
/* DESIGN PATH /USER/DICKS/ATOMI DATE 26 JUN 1986 11:05
/* COMPANY LITTON ATO _____ CIRCUIT_NAME ATOMI_____
/* ARRAY Q350B _____ PO# _____ REV _____
/* DESIGNER CHUCK MARLEY/DICK SPEHN_____
/* What tests does this control file support: All _____

/*
***** Configuration section *****
$CONFIGURATION
GATE_ACTIVITY_LEVEL 1" 100;
IMMEDIATE_ACTIVITY_LEVEL 1" 100;
TIMING_CHECK 1;

/*
*** Signal generator section ***
$SIGNAL_GENERATORS

$INPUTS
FILE /USER/DICKS/ATOMI/NEWTERSE.LIS ->

$inputs
Section -  

the $3-directionals  


```

→

\$DATA_HEADERS
\$TYPES
I/O
\$FORMATS
TIME VALUE
\$BASES
8 99
D B
\$FIELDS
TIME
\$FIELDS
VALUE
\$ENDS

Input file
Bi-directionals

\$TOTAL_COLUMNS\$	8
TIME	1.0000
TIME	2.0000
TIME	3.0000
TIME	4.0000
TIME	5.0000
TIME	6.0000
TIME	7.0000
TIME	8.0000
TIME	9.0000
TIME	10.0000
TIME	11.0000
TIME	12.0000
TIME	13.0000
TIME	14.0000
TIME	15.0000
TIME	16.0000
TIME	17.0000
TIME	18.0000
TIME	19.0000
TIME	20.0000
TIME	21.0000
TIME	22.0000
TIME	23.0000
TIME	24.0000
TIME	25.0000
TIME	26.0000
TIME	27.0000
TIME	28.0000
TIME	29.0000
TIME	30.0000
TIME	31.0000

INVOKE BY:

SOM control-file [option]... {EXECUTE}

control-file is the name of the SOM control file as defined by the user and this MUST be supplied (no default to SOM_MCF.SING)

NORMAL INVOCATION:

SOM SOM_MCF USES SOM_MCF IN CURRENT CONTEXT
 AS CONTROL FILE
SOM SOM_MCF.SING -M3 -L SOM.ERR
 SAME AND DISPLAYS CONTROL FILE
 AND ERROR MESSAGES; CREATES
 AN ERROR FILE LISTING THE
 CONTROL FILE AND POINTING AT THE
 SUSPECTED ERROR(S)

SEE LOGICIAN DESIGN COMPILED SECTION 7.6
FOR SOM ERROR MESSAGES - TBS

SOM - TCAL SHELL:

SOM <control file name> -M3 -L <error file name>

• INVOKE THE SOM - TCAL SHELL BY:

RUN_SOM <som-ctl-filename> <tcal-delay-filename>

• OR CHOOSE MENU OPTION "4" UNDER THE SUPER-SHELL

GENERATES: SOM.ERR
 TCAL.ERR

TCAL: TIMING CALCULATOR**TCAL PREREQUISITES:**

- USES AGIF NETLIST PRODUCED FROM TREE.DNLK
-- CIRCUIT.SDI
- PRODUCES FNTxxx.DSY ONE MIL AND ONE MIN
OR ONE COM AND ONE MIN FILE
- NOM file provided for convenience
- MODIFIES DELAYS IN A DTV/DLS INPUT FILE
- USED TO INCORPORATE LAYOUT-DEPENDENT DATA
INTO THE DELAY TIMES CALCULATION
- USED FOR AMCC FRONT-ANNOTATION (BEFORE LAYOUT)
- USED FOR AMCC BACK-ANNOTATION (AFTER LAYOUT)

INVOKED BY CALLING IT OUT WITH THE RUN_SOM SHELL

SEE LOGICIAN DESIGN COMPILATION SECTION
FOR TCAL ERROR MESSAGES

NOTIFY AMCC ON RECEIVING ERROR MESSAGES
AFTER YOU VERIFY THAT THE FRONT-ANNOTATION
CIRCUIT AND THE VERSION YOU ARE NOW TO SIMULATE
ARE THE SAME.

- USE TEC TO EDIT THE FRONT-ANNOTATION FILE UNDER
APPROVAL OF AMCC
- EDITING OF THE INTERMEDIATE-ANNOTATION FILE
IS FORBIDDEN
- EDITING OF THE BACK-ANNOTATION FILE IS FORBIDDEN

• INVOKED THE SOM - TCAL SHELL BY:

- USE: RUN_SOM <som-ctl-filename> <tcal-delay-filename>
- OR CHOOSE MENU OPTION "4" UNDER THE SUPER SHELL

GENERATES: SOM.ERR
TCAL.ERR

DLS

THE SAME UNDER MAESTRO OR DNIX

DTV

THE SAME UNDER MAESTRO AND DNIX

For both:

- USE TEC TO CREATE A SHELL SCRIPT TO KEEP TRACK OF STEPS
- SHELL SCRIPT IS A REQUIRED PART OF THE DESIGN SUBMISSION PACKAGE
- EDIT THE MODE SCREEN FOR THE PROPER MULTIPLIER USE MAX FOR MILITARY AND COMMERCIAL WORST-CASE MAXIMUM AND USE MIN FOR THE NOMINAL OR MINIMUM LIBRARY WORST-CASE MINIMUM.

SAMPLE RUN_DLS SHELL: *(USER-ENTERED)*

```
TEC RUN_DLS
RUN_SOM
DLS <<!
GET DLS_FMT      <--- EDITED ON A PREVIOUS PASS
VIEW 9999 10000      (MODE AND FORMAT)
RUN 1000000
START 0
LIST S L1
{ENTER}
QUIT
N
!
```

- CALL ABOVE BY TYPING: RUN_DLS

Note: For Bipolar arrays, BiCMOS arrays, the VIEW step command for DLS for Functional and sampled AC Test simulations should be:

VIEW 9999 10000

to start sampling at 9999 simulator steps (99.99 ns) and sample every 10000 simulator steps (100ns).

AT-SPEED simulations will sample at a different time (based on the maximum frequency of operation).

This is a DNIX FMT window created from an edited FMT_CSD.SING file.

- This can be printed out with the DNIX op sys.
- or (better?) use a copied version of the FMT_CSD.SING to create an I/O list

USE FOR YOUR OWN DEBUG - CONTROLS LIST AND WAVE FORMATS

- NOT USED IN DESIGN SUBMISSION

NAME	BASE	POLARITY	STRN	TRC?	SIGNAL_LIST
CLOCK	BIN	+	OFF	ON	@CLASS/2:CLOCK
YOUTPT	BIN	+	OFF	ON	@CLASS/2:YOUTPT
SELCT0	BIN	+	OFF	ON	@CLASS/1:SELCT0
SELCT1	BIN	+	OFF	ON	@CLASS/1:SELCT1
SELCT2	BIN	+	OFF	ON	@CLASS/1:SELCT2
SELCT3	BIN	+	OFF	ON	@CLASS/1:SELCT3
DAT0	BIN	+	OFF	ON	@CLASS/1:DAT0
DAT1	BIN	+	OFF	ON	@CLASS/1:DAT1
DAT2	BIN	+	OFF	ON	@CLASS/1:DAT2
DAT3	BIN	+	OFF	ON	@CLASS/1:DAT3
DAT4	BIN	+	OFF	ON	@CLASS/1:DAT4
DAT5	BIN	+	OFF	ON	@CLASS/1:DAT5
DAT6	BIN	+	OFF	ON	@CLASS/1:DAT6
DAT7	BIN	+	OFF	ON	@CLASS/1:DAT7
DAT8	BIN	+	OFF	ON	@CLASS/1:DAT8
DAT9	BIN	+	OFF	ON	@CLASS/1:DAT9
DAT10	BIN	+	OFF	ON	@CLASS/1:DAT10
DAT11	BIN	+	OFF	ON	@CLASS/1:DAT11
DAT12	BIN	+	OFF	ON	@CLASS/1:DAT12
DAT13	BIN	+	OFF	ON	@CLASS/1:DAT13
DAT14	BIN	+	OFF	ON	@CLASS/1:DAT14
DAT15	BIN	+	OFF	ON	@CLASS/1:DAT15

The DEFAULT MODE window on the DAISY - THIS MUST BE EDITED

SIMULATION MODE	NOM	ENABLE	TRC?	SORTED BY
				MAJOR KEY
				MINOR KEY
SETUP/HOLD TIME		OFF	OFF	TIME
MINIMUM PULSE WIDTH		OFF	OFF	PATH
SIGNAL RELATIONSHIP		OFF	OFF	PATH
{ reserved }		OFF	OFF	TIME
{ reserved }		OFF	OFF	TIME
{ reserved }		OFF	OFF	TIME

The EDITED MODE window for MAXIMUM worst-case multiplier
 within the timing library selected:
 - USE WITH MILITARY OR COMMERCIAL SIFT LIBRARY

SIMULATION MODE	MAX			SORTED BY	MAJOR KEY	MINOR KEY
		ENABLE	TRC?			
SETUP/HOLD TIME	ON	ON		TIME		
MINIMUM PULSE WIDTH	ON	ON		TIME		
SIGNAL RELATIONSHIP	ON	ON		TIME		
(reserved)	OFF	OFF		PATH		
(reserved)	OFF	OFF		PATH		
(reserved)	OFF	OFF		PATH		

The EDITED MODE window for MINIMUM worst-case multiplier
 within the timing library selected:
 - USE WITH THE MINIMUM SHIFT LIBRARY


SIMULATION MODE	MIN	SORTED BY		
		MAJOR KEY	MINOR KEY	-----
ENABLE	TRC?	-----	-----	-----
SETUP/HOLD TIME	ON	ON	TIME	PATH
MINIMUM PULSE WIDTH	ON	ON	TIME	PATH
SIGNAL RELATIONSHIP	ON	ON	TIME	PATH
(reserved)	OFF	OFF	TIME	PATH
(reserved)	OFF	OFF	TIME	PATH
(reserved)	OFF	OFF	TIME	PATH

FYI - HEX FORMAT

NAME	BASE	POLARITY	STPN	TRC?	SIGNAL_LIST
YOUTPT	BIN	+	OFF	ON	EMUX16:2:YOUTPT
DATA	HEX	+	OFF	ON	EMUX16:3:DAT15, DAT14, DAT13, DAT12
DATB	HEX	+	OFF	ON	EMUX16:3:DAT11, DAT10, DAT9, DAT8
DATC	HEX	+	OFF	ON	EMUX16:3:DAT7, DAT6, DAT5, DAT4
DATD	HEX	+	OFF	ON	EMUX16:3:DAT3, DAT2, DAT1, DAT0
EXTCLK	BIN	+	OFF	ON	EMUX16:2:EXTCLK
EXTTEST	BIN	+	OFF	ON	EMUX16:2:EXTTEST
SELCTA	HEX	+	OFF	ON	EMUX16:3:SELCT3, SELCT2, SELCT1, SELCT0

** REPLACE **

FYI - HEX FORMAT - WAVE



FYI - HEX FORMAT - LIST

LABEL	TIME	COUNT	D0 BIN +	OFF	D1 BIN +	OFF	D2 BIN +	OFF	D3 BIN +	OFF	D4 BIN +	OFF	SEL1 BIN +	OFF	SEL2 BIN +	OFF	SEL3 BIN +	OFF	SEL4 BIN +	OFF	OUTA1 HEX +	OFF	OUTA2 HEX +	OFF	OUTA3 HEX +	OFF	OUTA4 HEX +	OFF
Ø	9999	Ø	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
*1	19999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
*2	29999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
*3	39999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
*4	49999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
*5	59999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
*6	69999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
*7	79999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
*8	89999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
*9	99999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
+10	109999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
+11	119999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
+12	129999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
+13	139999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
+14	149999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
+15	159999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
+16	169999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
+17	179999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
+18	189999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
+19	199999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
+20	209999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
+21	219999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
+22	229999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
+23	239999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
+24	249999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
+25	259999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
+26	269999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
+27	279999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
+28	289999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
+29	299999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
+30	309999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
+31	319999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
+32	329999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
+33	339999	Ø	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	

- AFTER SIMULATION ---

AMCCSIMFMT - AMCC SIMULATION FILE FORMATTER

THE SOM_MCF.SING FILE (WHICH YOU RENAMED)
GENERATES A VLAF OUTPUT FILE (REQUIRED)

THE VLAF OUTPUT FILE IS PROCESSED THROUGH
AMCCSIMFMT TO PRODUCE A FORMATTED FILE THAT
THE AMCC TEST SOFTWARE WILL USE AS DATA
(FUNCTIONAL, AC AND PARAMETRIC)

- AT-SPEED FILES WILL NOT BE USED AS INPUT
TO A TESTER BUT MUST BE SUBMITTED IN THE
SAME FORMAT

AMCCSIMFMT CAN PROCESS SAMPLED OR PRINT_ON_CHANGE
FILES

ALL FILES ARE BINARY

- INVOKE AMCCSIMFMT BY:

AMCCSIMFMT

OR CHOOSE MENU OPTION "5" UNDER THE SUPER-SHELL

GENERATES: USER-NAMED REFORMATTED FILE
AMCCSIMFMT.ERR

AMCCVRC - AMCC VECTOR RULES CHECKER

- AFTER THE SIMULATION FILE ARE FORMATED, GENERATE A SIGNAL ANALYSIS FILE PER THE RULES IN VOL II, SECTION 8, APPENDIX B.
- THE SIGNAL ANALYSIS FILE STATES THE RELATIONSHIPS BETWEEN CLOCK AND DATA SIGNALS AND IS REQUIRED FOR ANY CLOCKED CIRCUIT
- WHEN THIS FILE IS CREATED, EXECUTE AMCCVRC
- ONLY THE SAMPLED, WORST-CASE MAXIMUM FUNCTIONAL, AC TEST AND PARAMETRIC FILES ARE SCREENED
- AC TEST - IGNORE TOGGLE TEST ERROR MESSAGES
- PARAMETRICS WILL HAVE THEIR OWN TESTS ADDED IN A LATER RELEASE. RUN CHECKS AS LISTED IN SECTION 4-5

- INVOKE BY:

AMCCVRC

OR CHOOSE MENU OPTION "6" UNDER THE SUPER-SHELL

GENERATES: AMCCVRC.LST
AMCCVRC.ERR

APPENDIX A

AMCC-SUPPLIED

SHELL SCRIPTS

APPENDIX A

THE SHELLS:

RUN_AGIF	NETLIST GENERATION
RUN_AMCC	SUPER SHELL
RUN_DD	DANCE AND DRINK
RUN_ERC	AMCC ERC
RUN_ANN	AMCC ANNOTATION
RUN_SIFT	SIFT (TIMING)
RUN_SMAKER	CREATE SOM_MCF.SING AND FMT
RUN_SMT	AMCCSIMFMT
RUN_SOM	INTEGRATION
RUN_VRC	AMCCVRC

THESE ARE SUPPLIED AS PART OF THE AMCC MACROMATRIX SOFTWARE

ONCE A SCHEMATIC IS CAPTURED, TYPE:

RUN_AMCC

THE SUPER SHELL CALLS THE OTHER SHELLS WHICH IN TURN CALL OUT THE VARIOUS COMMANDS TO EXECUTE THE DAISY AND THE AMCC SOFTWARE IN THE PROPER ORDER OF EXECUTION

THE MENU WILL ASK FOR A CHOICE OF 1, 2 OR 3

1 WILL CAUSE RUN_DD DANCE-DRINK TO A DAISY NETLIST
RUN_AGIF REFORMAT TO AMCC AGIF NETLIST
RUN_ERC ERC SOFTWARE

AFTER DEBUG OF ANY ERRORS,

2 WILL CAUSE RUN_ANN ANNOTATION

3 WILL CAUSE RUN_SIFT TIMING LIBRARY SELECTION
RUN_SMAKER SING-TO-DAISY

THIS WILL END WITH: TEC SOM_MCF.SING

AFTER EDITING THE SIMULATION CONTROL FILE, ON EXITING TEC, THE MENU RETURNS

0 WILL CAUSE AN EXIT

IF OTHER EDITING SUCH AS DATA FILE CREATION IS REQUIRED, SELECT 0, ELSE,

4 WILL CAUSE RUN_SOM SOM AND TCAL STEPS

FROM HERE, EXIT USING 0 AND RUN DLS OR DTV AS DESIRED

ALSO, USE TEC TO CREATE THE SIGNAL ANALYSIS FILE

RECALL RUN_AMCC

5 WILL CAUSE RUN_SMT AMCCSIMFMT

6 WILL CAUSE RUN_VRC AMCCVRC

YOU MAY RUN THE SUB-SHELLS BY CALLING THEM INDIVIDUALLY
THE PROPER ORDER IS:

RUN_DD
RUN_AGIF
RUN_ERC
DEBUG AS NEEDED

RUN_ANN
RUN_SIFT
RUN_SMAKER

EDIT SIMULATION CONTROL FILE
CREATE A DATA FILE IF DESIRED
RUN_SOM

FROM HERE, RUN DLS OR DTV AS DESIRED
AND WHEN SIMULATION IS COMPLETE, TYPE
RUN_SMT

AFTER CREATING THE SIGNAL ANALYSIS FILE, TYPE
RUN_VRC

YOU MAY ALSO RUN THE REQUIRED STEPS BY TYPING IN
THE INDIVIDUAL SPECIFIC COMMANDS

THE COMMANDS :

DANCE -T -N -ERR -M3
DRINK -T -M3

RUN_AGIF SING-TO-AGIF; USE THIS SHELL

AMCCERC

AMCCANN

SIFT -M3 -LIB \$FAMILY/PATCH\$1.SLIB \$FAMILY/Q50IO\$1.SLIB\
\$FAMILY/Q50GE\$1.SLIB \$FAMILY/Q50RA\$1.SLIB

SING -M3 -MCF /AMCC/SOM MAKER/SOM_MCF
FMT_CSD.SING
TEC SOM_MCF.SING
(EDIT THE SIMULATION CONTROL FILE)

SOM SOM_MCF.SING -M3 -L SOM.ERR
TCAL -MCF FNTxxx.DSY -M3

FROM HERE, RUN DLS OR DTV AS DESIRED

DLS
GET FMT
MODE
(EDIT)
{ENTER}
VIEW 9999 10000
RUN nnnnnnnn
START 0
LIST OR WAVE AS DESIRED
{ENTER}
QUIT
N

THE \$OUTPUTS SECTION FILE DEFINED IN THE SOM_MCF.SING
FILE IS THE INPUT TO AMCCSIMFMT

AMCCSIMFMT

THE OUTPUT OF AMCCSIMFMT IS INPUT TO AMCCVRC

AMCCVRC

RUN_AGIF

```
Date: 14 SEP 88 14:42 File: /AMCC/SUBMIT/RUN_AGIF
echo 'FALSE' > ERROR.ERR
echo **** RUNNING AGIF NETLISTER ****
MKDIR ERC 2> /DEV/NULL
AMCAGIF > ERC/CIRCUIT.SDI 2> /DEV/NULL
if (test -s ERC/CIRCUIT.SDI)
then
  echo
else
  echo '      *** AGIF SYSTEM ERROR (Contact AMCC) !!!!
      *** PROBABLE CAUSE: EXCEEDED REAL MEMORY !!!, > AGIF_SYS.ERR
echo ****
echo '      *** AGIF SYSTEM ERROR !!! ****
echo '      *** PLEASE ENTER "TYPE AGIF_SYS.ERR" ****
echo 'TRUE' > ERROR.ERR
exit
fi
if egrep -s 'ERROR' RUN_AGIF.ERR
then
  echo '      *** AGIF NETLISTER ERROR !!! ****
  echo '      *** PLEASE ENTER "TYPE RUN_AGIF.ERR" ****
  echo 'TRUE' > ERROR.ERR
else
  echo '***** AGIF NETLIST COMPLETE !!! ****
fi
```

```

Date: 14 SEP 88 14:42   File: /AMCC/SUBMIT/RUN_AMCC

menu=9
echo 'FALSE' > ERROR.ERR
while (test $menu -gt 0)
do
  MAX_MENU_LIB
  echo -n      Please Enter [0 - 6] :
  read menu
  echo
  if (test $menu -gt 6)
  then
    echo .
    echo '      Only Values Between 0 through 6 are Valid...'
    exit
  fi
  if (test $menu -eq 0)
  then
    exit
  fi
  if (test $menu -eq 1)
  then
    RUN_DD
    if egrep -s 'TRUE' ERROR.ERR
    then
      exit
    fi
    RUN_AGI
    if egrep -s 'TRUE' ERROR.ERR
    then
      exit
    fi
    RUN_ERC
    if egrep -s 'TRUE' ERROR.ERR
    then
      exit
    fi
  fi
  if (test $menu -eq 2)
  then
    RUN_ANN
    if egrep -s 'TRUE' ERROR.ERR
    then
      exit
    fi

```

```

if (test $menu -eq 3)
then
    if egrep -s 'Q140008' ERC/CIRCUIT.SPI
    then
        echo -n ' Please Enter Product Grade (MIN, NOM, COM4, COM5 or MIL) : ';
        echo -n ' Please Enter Product Grade (MIN, NOM, COM or MIL) : ';
    fi
    read grade
    EXPORT grade
    RUN_SIFT $grade
    if egrep -s 'TRUE' ERROR.ERR
    then
        exit
    fi
    RUN_SMAKER
    if egrep -s 'TRUE' ERROR.ERR
    then
        exit
    fi
    fi
    if (test $menu -eq 4)
    then
        echo -n ' Please Enter SOM Master Control File : ';
        read mcf
        EXPORT mcf
        echo -n ' Please Enter TCAL Delay File : ';
        read tcaldelay
        EXPORT tcaldelay
        RUN_SOM $mcf $tcaldelay
        if egrep -s 'TRUE' ERROR.ERR
        then
            exit
        fi
    fi
    if (test $menu -eq 5)
    then
        RUN_SMT
        if egrep -s 'TRUE' ERROR.ERR
        then
            exit
        fi
    fi
    if (test $menu -eq 6)
    then
        RUN_VRC
        if egrep -s 'TRUE' ERROR.ERR
        then
            exit
        fi
    fi

```

RUN

```
Date: 14 SEP 88 14:42  File: /AMCC/SUBMIT/RUN_ANN
echo 'FALSE' > ERROR.ERR
echo , ***** RUNNING AMCCANN *****
cd ERC
echo -n '      Need to Edit Package Pin Data? (Y or N) : '
read temp
echo ,
if (test $temp = 'Y' -o $temp = 'y')
then
    if (test -f OUTPUT.DLV)
    then
        AMCCANN <<!
    else
        AMCCANN <<!

    fi
else
    AMCCANN
fi
if egrep -s 'ERROR' AMCCANN.LST
then
    echo ,
    ***** AMCCANN ERROR !!!!! *****
    **
    ***** PLEASE ENTER "TYPE AMCCANN.LST"*****
    cd ..
    echo 'TRUE' > ERROR.ERR
    exit
else
    COPY *.DSY TO ../../*.DSY -B 2> /DEV/NULL
    rm *.DSY
    cd ..
    echo ,
    ***** AMCCANN OK !!!!! *****
fi
```

RUN_DD

```
Date: 14 SEP 88 14:42    File: /AMCC/SUBMIT/RUN_DD
echo 'FALSE' > ERROR.ERR
echo '
      ***** RUNNING DANCE -T -N -ERR -M3 *****
DANCE -T -N -ERR -M3 2> DANCE.ERR
if egrep -s 'PAGES FLAGGED. HIGHEST SEVERITY WAS Ø' DANCE.ERR
then
  echo '
      ***** DANCE OK !!!! *****
else
  echo '
      ***** DANCE ERROR !!!! *****
      **
      ***** PLEASE ENTER "TYPE DANCE.ERR" *****
echo 'TRUE' > ERROR.ERR
fi
echo '
      ***** RUNNING DRINK -T -M3 *****
DRINK -T -M3 2> DRINK.ERR
if egrep -s 'Ø BLOCKS FLAGGED. HIGHEST SEVERITY WAS Ø' DRINK.ERR
then
  echo '
      ***** DRINK OK !!!! *****
else
  echo '
      ***** DRINK ERROR !!!! *****
      **
      ***** PLEASE ENTER "TYPE DRINK.ERR" *****
echo 'TRUE' > ERROR.ERR
fi
```

RUN_ERC

```
Date: 14 SEP 88 14:42   File: /AMCC/SUBMIT/RUN_ERC
echo 'FALSE' > ERROR.ERR
echo ,
      ***** RUNNING AMCCERC *****
,
cd ERC
AMCCERC
if egrep -s '^ERROR' AMCCERC.LST
then
  echo '
      ***** AMCCERC ERROR !!!!! ****
  **
  *** PLEASE ENTER "TYPE ERC/AMCCERC.LST" ***
,
cd ..
echo 'TRUE' > ERROR.ERR
exit
else
  echo '
      ***** AMCCERC OK !!!!! ****
,
fi
```

NOTE: /ERC/AMCCERC.LST IS THE ERC REPORT

RUN_SIFT

```
Date: 14 SEP 88 14:42 File: /AMCC/SUBMIT/RUN_SIFT
echo 'FALSE' > ERROR.ERR
if test -z "$1"
then
echo "
***** NO GRADE VALUE ENTERED !!!! *****
** ENTER "RUN_SIFT MIN, NOM, COM or MIL" **
echo 'TRUE' > ERROR.ERR
exit
fi
echo "
***** RUNNING SIFT *****
"
FAMILY = /AMCC/Q5000_LIBS GRADE = $1
SIFT -M3 -LIB /AMCC/Q5000_LIBS/PATCH$1.SLIB /AMCC/Q5000_LIBS/Q5011$1.SLIB \
/AMCC/Q5000_LIBS/Q50G1$1.SLIB /AMCC/Q5000_LIBS/Q50G2$1.SLIB \
/AMCC/Q5000_LIBS/Q50G3$1.SLIB /AMCC/Q5000_LIBS/Q50M1$1.SLIB \
/AMCC/Q5000_LIBS/Q50G1$1H.SLIB /AMCC/Q5000_LIBS/Q50G2$1H.SLIB \
/AMCC/Q5000_LIBS/Q50G3$1H.SLIB /AMCC/Q5000_LIBS/Q50M1$1H.SLIB
if egrep -s 'WRITING TREE SIF FILE, SIFT.ERR
then
echo "
***** SIFT OK !!!! *****
",
else
echo "
***** SIFT ERROR !!!! *****
** PLEASE ENTER "TYPE SIFT.ERR" *****
echo 'TRUE' > ERROR.ERR
exit
fi
```

RUN_SMAKER

```
Date: 14 SEP 88 14:43  File: /AMCC/SUBMIT/RUN_SMAKER
echo 'FALSE' > ERROR.ERR
echo '
      ***** RUNNING SING TO SOM *****
SING -M3 -MCF /AMCC/SOM_MAKER/SOM_MCF 2> SOM_MAKER.ERR
if egrep -s 'SING ERROR' SOM_MAKER.ERR
then
echo '
      ***** SING TO DAISY ERROR !!!!! *****
      **
      ***** PLEASE ENTER "TYPE SOM_MAKER.ERR" *****
echo 'TRUE' > ERROR.ERR
exit
else
echo '
      ***** SING TO DAISY OK !!!!! *****
fi
echo '
      ***** RUNNING FMT_CSD.SING *****
FMT_CSD.SING 2>> SOM_MAKER.ERR
if egrep -s 'No user errors' SOM_MAKER.ERR
then
echo '
      ***** FMT FORMAT OK !!!!! *****
else
echo '
      ***** FMT FORMAT ERROR !!!!! *****
      **
      ***** PLEASE ENTER "TYPE SOM_MAKER.ERR" *****
echo 'TRUE' > ERROR.ERR
exit
fi
TEC SOM_MCF.SING
```

NOTE: THIS SHELL LEAVES YOU IN THE TEC EDITOR

RUN_SOM

```
Date: 14 SEP 88 14:42  File: /AMCC/SUBMIT/RUN_SOM
echo 'FALSE' > ERROR.ERR
if test -z "$1"
then
    echo '
        ***** NO SOM.MCF or TCAL.MCF ENTERED !!!! ****
        **
        ***** ENTER "RUN_SOM somfile tcalfile" *****
    '
    echo 'TRUE' > ERROR.ERR
    exit
fi
if test -z "$2"
then
    echo '
        ***** NO TCAL.MCF ENTERED !!!! *****
        **
        ***** ENTER "RUN_SOM somfile tcalfile" *****
    '
    echo 'TRUE' > ERROR.ERR
    exit
fi
echo '
        ***** RUNNING SOM and TCAL *****
',
SOM $1 -M3 -L SOM.ERR
if egrep -s 'No user errors' SOM.ERR
then
    echo '
        ***** SOM FORMAT OK !!!!! *****'
else
    echo '
        ***** SOM FORMAT ERROR !!!!! *****
        **
        ***** PLEASE ENTER "TYPE SOM.ERR" *****
    '
    echo 'TRUE' > ERROR.ERR
    exit
fi
TCAL -MCF $2 -M3 2> TCAL.ERR
if egrep -s '.' TCAL.ERR
then
    echo '
        ***** TCAL FORMAT ERROR !!!!! *****
        **
        ***** PLEASE ENTER "TYPE TCAL.ERR" *****
    '
    echo 'TRUE' > ERROR.ERR
else
    echo '
        ***** TCAL FORMAT OK !!!!! *****'
fi
```

Date: 14 SEP 88 14:43 File: /AMCC/SUBMIT/RUN_SMT

This shell script will run AMCCSIMFMT

AMCCSIMFMT

Date: 14 SEP 88 14:43 File: /AMCC/SUBMIT/RUN_VRC
This shell script will run AMCCVRC and delete any junk files left over

History:
* Feb 19, 1988 - original implementation

AMCCVRC
rm ASF*.DAT

11

2-A-16

Application Note 1.DNIX

Introduction to the DAISY

(809)

Table of Contents	3
Introduction	5
DED (DED I steps in graphic capture).....	6
DANCE	22
DRINK	24
RUN_AMCC	24
RUN_DD	24
RUN_AGIF	25
RUN_ERC, AMCCERC	25
RUN_ANN, AMCCANN	26
RUN_SIFT	33
SING, FMT_CSD.SING	34
SOM_MCF.SING (simulation control)	36
RUN_SOM	38
DLS	38
AMCCSIMFMT	41
AMCCVRC	52
Sample RUN_DLS (user-created)	53
Parametric Tests	54
Best Approach to Running the DAISY	55
Appendix A Circuit Transcript	A-1

Figures:

Figure 1: 1.DRAW for 16:1 MUX (Q5000T)	14
Figure 2: 2.DRAW for 16:1 MUX	15
Figure 3: 3.DRAW for 16:1 MUX	17
Figure 4: 4.DRAW for 16:1 MUX; thermal diodes	18
Figure 5: 4.DRAW for 16:1 MUX; gate tree	19
Figure 6: Screen transcript	20
Figure 7: RUN_DD, DANCE.ERR, DRINK.ERR	23
Figure 8: Running AMCCANN (preliminary version of the release shown) ..	27
Figure 9: AMCCPKG.LST (partial)	31
Figure 10: FMT_SCD.SING file	35
Figure 11: SOM_MCF.SING - unedited	37
Figure 12: RUN_SOM screen transcript	39
Figure 13: End of screen transcript	40
Figure 14: DLS Format window	42
Figure 15: Edited Format window - HEX	43
Figure 16: DLS Mode window - unedited	44
Figure 17: DLS Mode window - edited for MAX ..	45
Figure 18: DLS Wave window - HEX	46
Figure 19: DLS List window - HEX	47
Figure 20: Partial Saved LIST file	48
Figure 21: Output VLAIF file FUNCTION.VLAF ...	49
Figure 22: AMCCSIMFMT transcript	50
Figure 23: FUNCTION.VEC file from AMCCSIMFMT .	51
Figure 24: RUN_DLS, RUN_ASDLS sample scripts .	53

INTRODUCTION TO THE DAISY
Q5000 16:1 MUX MIXED MODE EXAMPLE

The following provides a simple introduction to design with the AMCC Q5000 Series Logic Array on a DAISY EWS (Engineering Workstation) under the DNIX operating system, using the DED character graphics editor or DED2 character graphics editor. The problem is to design a 16:1 MUX which has TTL input and ECL output with a single +5V power supply. This requires the use of the TTL and ECL sections of the Q5000 macro library. The output is to pass through a D flip/flop. A parametric test gate tree has been added, along with extra power and ground and two thermal diodes.

The circuit selected demonstrates: 1) the use of mixed-mode +5V ECL/TTL I/O; 2) the use of the ECL output with a latch; 3) proper naming of wires and macros; 4) the use of extensive notes on the drawing page to document the design; 5) the use of the FOD fan-out derating net parameter; 6) the use of the SWGROUP switch group macro parameter; 7) the chip macro parameters; and 8) the logic required for the optional parametric test vectors. This is a flat design.

Logging in requires a user-name and may require a password. The AMCC seminar students use:

```
USER: CLASS  
CLASS>
```

CLASS> is the prompt for all actions at the command level, set in the AMCC supplied loginfile.

If the /USER/CLASS user directory is not programmed, the system will come up at the top of the tree, i.e., at /, with a message to that effect. The user must make a directory:

```
MKDIR /USER/CLASS
```

and then change to it:

```
CD /USER/CLASS
```

From there, copy in an existing loginfile from another directory, if available:

```
COPY /NET/D_a/USER/CLASS/loginfile TO .
```

If none is available, use the text editor and create your own, for example:

```
TEC loginfile
%SUBMIT /AMCC/Qnnn_LIBS/QnnnnSETUP
... and whatever else you want
```

there may be a networked datapath that
needs to be in here - see your system
manager

Activate the loginfile by logging off and logging back on or by:

```
%SUBMIT loginfile
```

Always verify that: 1) you are in the correct directory, in the correct current context; and 2) that the correct library has been referenced in the loginfile. There is another way to do this but it sometimes has problems.

Before starting schematic capture, any EWS user should make two checks: 1) that there is sufficient space for a new circuit (space on the hard disk); and 2) that the directory area to be used is either empty or loaded with known files. Check on the system disk memory available by typing:

SPACE

Display an inventory of the directory by typing one of these commands (there are other options):

```
INV . -S           [ S for sorted ]
INV . -L           [ L for long ]
INV /USER/CLASS -L -DE    [ DE for deep nest ]
```

The loginfile at AMCC is currently preprogrammed to select the Q5000 library, as shown above. (Other libraries may be used by altering the loginfile to reflect that library.) AMCC provides preprogrammed shell scripts. The users may choose to add/modify/delete shell scripts at their own location on their own systems at any time - move them to another directory first! Beginners should stay with the provided shell scripts until they understand the actual commands.

Following selection of the library, and the rest of the "housekeeping", the drawing editor DED is invoked by typing:

DED1: DED 1	[DED n]	DED I
DED2: DED2 1	[DED2 n]	DED II

See the DAISY DED II introduction booklet for the comparable DED2 commands. DED1 will be operable under DNIX 5.02 but the user should begin to switch to the new editor in preparation for the ACE system. This application note was written for DED1.

As soon as the editor is ready, a blank page is presented (if there is no page 1.DRAW already in the directory). For a new page, a border should be placed on the page and edited.

When beginning a multiple-page drawing, plan ahead. If a page will not be created by replicating an existing page, it will always start with a border. Create several blank pages by copying a page with a border, comments, etc. into several page files.

A border is placed one grid point up diagonally from the lower left corner. For any circuit, the border is: /AMCCPAGEB and is a component in the library. If the cursor is positioned, type:

DED1: CO /AMCCPAGEB{EXTRACT}...{EXECUTE}

The page should be given a unique six-character alphabetic name (such as PAGE1), and then notes should be added in the lower right-hand block to document the date, page number, drawn by and a description of what is on the page. Multiple notes are created by {EXTRACT}ing notes from other notes. Multiple names are not allowed but {EXTRACT} can be used to make a copy of a name.

Name:

DED1: NA {SELECT}name{DEF}{PLACE}...{EXECUTE}
DED1: NA {EXTRACT}{PLACE}...{EXECUTE}

This last version copies the same name from one place to another.

Note:

DED1: NOT {SELECT}any text{DEF}{PLACE}...{EXECUTE}
DED1: NOT {EXTRACT}any text{DEF}{PLACE}...{EXECUTE}
DED1: NOT {EXTRACT}{PLACE}...{EXECUTE}

This last version copies the same note from one place to another.

A name or a note is deleted by opening the command through {SELECT} and then typing D{MACRO}EXECUTE}. A name or note is edited by opening the command through {SELECT}, typing the new name or text and then typing {DEF}{PLACE}{EXECUTE}.

The body of the drawing itself is then created by first fetching the basic macros and positioning them on the page. Use a paper sketch to design the initial layout for a circuit, to minimize wasted partial macros, minimize cross-overs, clarify where replication of macros, blocks and pages will save design entry time, and to identify the macros that will be used. (Don't do seat-of-the-pants design at the screen! It leads to frustration and error. Plan ahead.)

For a new design, the first macro on page one should be a chip macro. Once it is properly parameterized, this macro will characterize the array as to its grade (military or commercial), its power supply, the type of ECL (10K or 100K) and power supply, and identify the product with a unique name and number. Parameters are added with a simplified form of the PARAMETER command.

For this design, the chip macro is Q5000TTTL10K (this design fits into a Q1300T).

DED1: CO /Q5000TTTL10K{EXTRACT}{PLACE}...{EXECUTE}

Three parameters need to be attached to the chip macro, PRODUCT_NAME, DEVICE_NUMBER, PRODUCT_GRADE. A fourth, POWER_SUPPLY, does not apply to the I/O mode chosen (TTL10K is a single power-supply of +5V only). Position the cursor on the first of these parameters, located in the lower left side of the macro symbol, and type:

DED1: PARA {SELECT}param-value{DEF}{PLACE}...{EXECUTE}

The {PLACE} can be skipped if you positioned on the first character of the parameter name on the graphic symbol. Repeat for all of the parameters listed on the chip macro.

The value possible for PRODUCT_GRADE is either MIL or COM. The default power supplies are listed on the chip macro. The only time the POWER_SUPPLY may be altered is for the STD ECL circuits, or MIXED ECL/TTL, where 5VREF, STD4 (-4.5V) or STD5 (-5.2V) can be specified. AMCC customer service assigns the PRODUCT_NAME and DEVICE_NUMBER.

Regardless of technology, the input pins on a chip macro are tied to global ground.

If the pin is a power pin (VCC), aim the wire up. If the pin is a ground pin, aim the wire down. The EWS and the software does not care - this is a human readable convention. The output of the chip macro is wired to a terminator or it is wired to a page connector. For this design the terminator is used. Use /LWTERM and connect

it to the macro output pin with a wire. Do not allow the pins of any two macros to touch as the system may reboot and you will loose the page.

Add any extra power or ground macros desired. For all AMCC Series arrays, the extra power and ground macros are ITPWR, ITGND and IEVCC. Regardless of technology, the extra power and ground macros, like the chip macros, have all input pins tied to GND. Draw a wire out and down and name the wire GND.

For the VCC or ITPWR pins, the wire is drawn up by convention. (IEVCC is a power pin in a +5V REF ECL system.) The output of the power or ground macro is terminated.

The basic wire command is:

W {MARK}...{EXECUTE}

Use {MARK} to draw bends. Using {MARK} twice without moving will cause DAISY to try to straighten out the wire. A partial wire requires specific connection steps before it can be picked up and continued. Dot-connects are formed by anding one wire on top of another (not at the end). There are on-page connectors that allow a cumbersome wire to be "broken" on a page. These should be used with care to avoid unintelligible drawings.

Refer to the DED command summary for further wiring instruction. DED2 mouse wiring operations are sometimes preferable. Any design begun in DED2 can switch back and forth between editors without leaving the DED environment. Any drawing begun in DED1 may be invoked from DED2.

Name the macros, including the chip macro (CHIP00). Power and ground macros have a naming convention as do static drivers. Try to follow AMCC naming conventions.

As an aid to debug and to avoid duplicate names which can be catastrophic, put the page number into the macro names. MX0000 on page four would become MX4000.

Proceed to the second drawing page by typing:

DED1: {NEXT}{EXECUTE}Y{EXECUTE}

Bring up a border on the new page, name and note it and begin to capture the schematic. To save time, when a border is brought up and commented for page one, copy it (use the SAVE command) to all following pages (SAVE 2, SAVE 3, SAVE 4, etc.).

All interface and logic Macros are components and are called by:

DED1: CO /macro name{EXTRACT}{PLACE}...{EXECUTE}

The 2{ZOOM} feature allows the entire drawing page to be seen and is a great assist in initial page layout. It will not detail the macros and you cannot wire while in 2{ZOOM}. (You can, but it won't be right.) Return to 1{ZOOM} or one step beyond (1{ZOOM}{ZOOM}) to do the wiring. Use the {VIDEO GRID} key to obtain a dotted background but turn it off (it is a toggle) when doing printout. Changing pages will reset ZOOM to the original 1{ZOOM} setting.

Use the {REDRAW} key to reconnect the displayed lines after names, notes and moves. What is on the screen is what is plotted. You can plot 1{ZOOM} and even higher - higher will provide interesting artwork but it will not be valid as a circuit schematic.

Following macro placement, the page and chip connectors and terminators are added. After these, the wires are added, and then the wires and macros are named and notes are added.

The DAISY connector names are decoded as:

R	right	L	left
W	wire	B	bundle or bus
H	hierarchical	P	page
I	input	O	output
CON	connector		
PI	page in	IP	intrapage

There are page-to-page connectors (/RWPICON, /RWPOCON), bundled wire connectors (/RBHICON, /RBHOCON, /RBPICON, /RBPOCON), and bidirectional connectors (/RWPBCON, /RWHBCON, /RBPBCON, /RBHBCON). There are others.

The DAISY library also provides the terminators /LWTTERM, /RWTERM, /UWTERM and /DWTERM. Other terminators, for bundles, bidirectionals, etc., also exist. Avoid using /UWTERM and /DWTERM since they resemble the ground symbol and this is visually confusing. Terminators are added by first fetching them from the library, and then wiring the terminator to the desired wire stub. Treat terminators as components, except for the fact they need not be named.

Wires are used to tie unused macro inputs to global ground. A wire is added to the input pin and drawn out and down. It is named GND and the symbol appears in place of the name. (Same as for the chip macro.)

DED1: NA {SELECT}GND{DEF}{PLACE}{EXECUTE}

Bundles are useful to route bundles of wires. The BU command is used in place of W in the routing of the bundle. Instead of a name, give a bundle a contents parameter (/CONTS) that contains the identification of what is in the bundle. There is a 64 character limit on the value of the /CONTS parameter. The /CONTS parameter is assigned by the full PARAMETER command:

PARA {SELECT}/CONTS{EXTRACT}xxxx{DEF}{PLACE}...{EXECUTE}

Wires coming from a bundle are individually named. DAT0, DAT1, ABUS12 are wires to the bundle with the /CONTS parameter DAT(0:15),ABUS(0:12).

All macros should be named in a flat design or in a hierarchy non-nested design, and all off-chip and off-page connections must be named. Internal wires may be named if you will be interested in them during debug of the design. Internal wires that MUST be named are the enable signals into 3-state output macros or bidirectional macros.

Internal wires (nets) in critical paths must be named or the default name must be made visible (via NA {SELECT}{PLACE}..{EXECUTE}) on the schematic. This is for use in Front- and Back-Annotation analysis. If you are going to take the trouble to make it visible - change its name! It takes little additional effort and speeds the design analysis process. Naming an internal signal allows it to be easily placed in the FMT file for wave and list display later on. Any signal that might help a debug problem should be named.

Hint: since the Front-Annotation file sorts the net names, begin all nets in a critical path with the same first three letters. The nets will sort near each other, making analysis easier. A full Q5000 design could easily have 900 nets.

The macro naming rules are by AMCC convention (see the EWS Schematic Rules and Conventions) including Lxxx for a latch, Bxxx for a buffer, Mxxx for a MUX, Dxxx for a driver, and so on. Macro instance names should be 1 to 6 characters long. Wire names should be 1 to 8 characters long, and should follow AMCC rules (alphabetic only); no special characters. All names should be meaningful, which implies at least 3 characters. Names can begin with a number or a letter. As mentioned before, AMCC recommends that one character of the name be reserved for page identification to avoid interpage name duplication.

The rules are also designed to help avoid using a pin-name or other confusing names. They are designed to allow ease of transfer between various support programs. All names must be unique on a page and for the design.

For example, if AOUT appears on page 1.DRAW, it can only appear on page 1.DRAW one time as a chip/page input or chip/page output. A name can be extracted to appear somewhere else along the same wire or wirenet. A name can appear on several intrapage connectors (same-page connector - used to break a long wire for visual clarity). Each time the same wire name appears it is attached to the wire-net with that name.

The positioning of the wire names for on- and off-chip connectors: The names are attached to the wires but placed to the left of the input (/RWHICON) connectors and to the right of the output (/RWHOCON) connectors, or placed just above the wires.

All DAISY components may be rotated. AMCC prefers that rotation not be used since AMCC may run a graphic UPDATE of all submitted schematics against the in-house working library to verify the data. UPDATE does not rotate but puts the macros on the page in unrotated form, breaking connections and destroying the page. Structured design flow is left to right across the page and this flow should be maintained.

At any time during the creation of the drawing page, the page may be saved by typing:

DED1: SAVE {EXECUTE}
DED1: SAVE n {EXECUTE} [where n is a digit]

Perform SAVE once every 15-20 minutes or when a complex structure has been entered or edited.

The use of "SAVE" with a file reference (usually a number for an n.DRAW page) allows pages to be copied while in the editor.

At any time during the creation of the drawing page the page may be plotted by typing:

PL {EXECUTE}. <--- direct connect
PL /NET/D_n{MACRO}{EXECUTE} <---- thru another

The second version is for plotting through another ETHERNET node at AMCC.

If there are no more pages or the page is complete or the user is interrupted, then DED is exited by:

DED1: EXIT {EXECUTE} save
DED1: QUIT {EXECUTE} do not save

The use of "QUIT" instead of "EXIT" will cause the current workspace page to be lost and the contents of the hard disk file will remain unchanged. If a file has been SAVED then a QUIT is reasonable; or if an edit session has been abortive, then QUIT is preferred. QUIT will prompt the user to verify that drawing page edits are to be discarded.

Use of the menu and the mouse. Type the blue button to find the menus and select "WINDOW MANAGER".

Use the blue button to select "Plot Screen". Do not use "Plot Window". By toggling the yellow button twice, the entire screen is plotted. The yellow button can also be used to block out that part of the screen that is desired and a partial plot made.

Other selections available are "Shell Window". A shell window can be opened by {SHIFT}{ZOOM}. After use, it is deleted by {CTL}{E}. The cursor must be in the window for the command line to function.

Flip a window backward and forward in the window stack by selecting the yellow button on the banner for the window.

The use of multiple windows will slow down the system due to overhead. Limit the windows to two and use no sub windows when running simulation. To speed simulation, some users turn off NCP (sign off the net).

The next pages show the circuit created, a 16:1 MUX with two thermal diodes and with a gate-tree to allow parametric testing. The parametric tree inputs were taken from the unused pins on the input macros (all were YN), allowing the testing logic to be added without adding time delay to the actual function. This may not always be possible.

The parametric logic will need to be tested with functional vectors - the sample shown herein is 100% fault-coverage of the function but not necessarily of the test logic. Any expansion of the vector set needed to fault-cover the gate tree is left as a student exercise.






FIGURE 1




FIGURE 2




FIGURE 2 CONTINUED




FIGURE 3





FIGURE 4




FIGURE 5

```

DED> '(MACRO) >>
DED> NOTE %S %R .SY%2D %P %L >>
DED> (EXECUTE) !!
DED> REDRAW !!
DED> NOTE >> (EXTRACT) >>804 (DEFINE) >> (PLACE) >> (EXECUTE) !!
DED> PLOT >> (EXECUTE) !!
The screen will be rasterized and plotted.
1. plot strip(s) will be produced. Please relax...
DED> NEXT >> (EXECUTE) !! You are leaving a modified page. Do you wish to save it? Y

SAVED '/USER/CLASS/MUX16/3.DRAW
DED> COMPONENT >> /AMCOPAGEB (EXTRACT) >> (EXECUTE) !!
DED> NOTE >> (SELECT) >> (PLACE) >> (EXECUTE) !!
DED> NOTE >> (EXTRACT) >>THERMAL DIODES FOR THE (DEFINE) >> (PLACE) >> (EXECUTE) !!
DED> NOTE >> (EXTRACT) >>SAMPLE CIRCUIT (DEFINE) >> (PLACE) >> (EXECUTE) !!
DED> NOTE >> (EXTRACT) >>(FOR REFERENCE) (DEFINE) >> (PLACE) >> (EXECUTE) !!
DED> NOTE >> (EXTRACT) >>DEW (DEFINE) >> (PLACE) >> (EXECUTE) !!
DED> NOTE >> (EXTRACT) >>804 (DEFINE) >> (PLACE) >> (EXECUTE) !!
DED> REDRAW !!
DED> PLOT >> (EXECUTE) !!
The screen will be rasterized and plotted.
1. plot strip(s) will be produced. Please relax...
DED> NEXT >> (EXECUTE) !! You are leaving a modified page. Do you wish to save it? Y

SAVED '/USER/CLASS/MUX16/4.DRAW
DED> QUIT >>
Begin squeeze of drawing page - End squeeze
Begin compress of components on drawing page library - End compress
(EXECUTE) !!

```

FIGURE 6
AFTER DED - LOG OF ACTIONS ON THE SCREEN

To copy drawing pages when outside of one of the DED editors, copy one page to another by:

COPY filename TO filename

When inside any DED editor simply save the page:

SAVE n {RETURN}

Initialize a floppy by:

INITDISK -DEMO ONLY IF NOT INITIALIZED
(or you are wiping the file)

Use an initialized or previously used floppy by:

MOUNT /F ALWAYS MOUNT THE FLOPPY

Note: Never delete the /F directory. If you do not mount a floppy before executing a copy command where /F is the destination, the file(s) are put on the main hard disk in the /F directory. Do not erase /F if you do not know what is in the directory (if the files are not your own).

Erase the /TEMP directory contents periodically. These are created during print or plot. These files are DAISY software temp files. A large /TEMP directory can cause system failures.

COPY 1.DRAW TO /F WHATEVER
or COPY 1.DRAW TO /F -B
COPY /F/* to . -B -DE reloading from floppy
COPY * TO /F overkill; gets BAK, etc.
COPY * TO /F -B -DE
DIS WHEN DONE, DISMOUNT

Note: Backup copies of drawings should be kept on a floppy disk or tape. Make a back-up everyday. Keeping copies on the disk in another directory will slow down the system and waste memory. If there is a hard disk failure, you would loose both directories anyway. If you are working at the AMCC design center, ask about storage on the EAGLE hard disk.

Do not leave a floppy on-line during execution. Mount it, use it and dismount. Floppy drives are shared drives at AMCC.

The circuit shown in Figure 1 is flat (all pages in one directory area, no design tree), is not nested, has no parameterized components other than the chip macro, and does not use bundles, blocks or cells, although these features are available on the DAISY. It is a simple design suitable for instructional use.

Hierarchical design rules are covered in Application Note 2. Nested design rules are covered in Application Note 3.

When setting up the floppy, use a master index to keep track of what has been saved. One trick that AMCC likes you to use is the creation of a master index for your design files by typing:

```
INV /F -S -L -DE > /F/INDEX.INV
```

The file INDEX.INV contains a complete inventory of what has been stored on the floppy. The first execution creates an empty INDEX.INV file. You can also do this within a directory as a means of indexing that directory.

The next step is to DANCE the design (DAISY Network Connectivity Extractor). All pages in a design may be DANCED at once or they may be processed individually. Call DANCE by:

DANCE	one page
DANCE -M3 -T	all pages, tree, individual short reports
DANCE -M3 -T -N	all pages, nested mode,
DANCE -M3 -T -ERR	concatenated reports

M3 is a message level, and is usually sufficiently detailed. You can change from M3 to M5 for more detail, or to M1 for less. DANCE will flag errors to the screen and to files x.DFR. The files n.DFR will be produced for this circuit for the first three versions of the command; file ERR.DFR will be produced by the concatenated request. By omitting R, the report will only contain error messages. This is preferred to keep memory usage down.

TYPE 1.DFR	use {OUTPUT CONTROL} to read
TYPE 1.DFR > /DEV/LP	to line printer (plotter)
TYPE 1.DFR > /NET/D_a/DEV/LP	plot through AMCC remote node to plotter
TYPE ERR.DFR	concatenated report
TYPE ERR.DFR > /DEV/LP -HEA	type with header

Use this last option (-HEA) with TYPE to keep a header on all outputs. It saves time during submission assembly.

Whenever there is a question about a DAISY command, use HELP and select the command you need help with. Figure 2 shows the screen during the HELP command with the system uppercase command TYPE selected for explanation.

CLASS> RUN_DD

***** RUNNING DANCE -T -N -ERR -M3 *****

***** DANCE OK !!!!! *****

***** RUNNING DRINK -T -M3 *****

***** DRINK OK !!!!! *****

Date: 25 MAY 86 08:44 File: DANCE.ERR

LOGICIAN DANCE VERSION V5.02.02

DANCE : BEGIN BLOCK /USER/CLASS/MUX16
DANCE : BEGIN PAGE 1
DANCE : EXTRACTING PRIMITIVES
DANCE : COMPILING PRIMITIVES
DANCE : COMPILING CONNECTIVITY
DANCE : GENERATING LISTINGS
DANCE : END PAGE. 2 ERRORS FLAGGED. HIGHEST SEVERITY WAS 0.
DANCE : BEGIN PAGE 2.DRAW
DANCE : EXTRACTING PRIMITIVES
DANCE : COMPILING PRIMITIVES
DANCE : COMPILING CONNECTIVITY
DANCE : GENERATING LISTINGS
DANCE : END PAGE. 2 ERRORS FLAGGED. HIGHEST SEVERITY WAS 0.
DANCE : BEGIN PAGE 3.DRAW
DANCE : EXTRACTING PRIMITIVES
DANCE : COMPILING PRIMITIVES
DANCE : COMPILING CONNECTIVITY
DANCE : GENERATING LISTINGS
DANCE : END PAGE. 2 ERRORS FLAGGED. HIGHEST SEVERITY WAS 0.
DANCE : BEGIN PAGE 4.DRAW
DANCE : EXTRACTING PRIMITIVES
DANCE : COMPILING PRIMITIVES
DANCE : COMPILING CONNECTIVITY
DANCE : GENERATING LISTINGS
DANCE : END PAGE. 2 ERRORS FLAGGED. HIGHEST SEVERITY WAS 0.
DANCE : END BLOCK

DANCE COMPLETE: 4 PAGES FLAGGED. HIGHEST SEVERITY WAS 0

Date: 25 MAY 86 08:44 File: DRINK.ERR

LOGICIAN DRINK VERSION V5.02.02

DRINK: BEGIN COMPLETE LINK
DRINK: TRAVERSING TREE
DRINK: BEGIN BLOCK /USER/CLASS/MUX16
DRINK: COLLECTING RECORDS
DRINK: PROCESSING BLOCK DATA
DRINK: END BLOCK 0 ERRORS FLAGGED. HIGHEST SEVERITY WAS 0.
DRINK: PROCESSING TREE DATA
DRINK: LINKING ENTRIES
DRINK: BLOCK TAB LOADED
DRINK: PAGE TAB LOADED
DRINK: RESERVING MAP
DRINK: SORTING RECORDS
DRINK: MERGING RECORDS

DRINK COMPLETE: 0 BLOCKS FLAGGED. HIGHEST SEVERITY WAS 0

FIGURE 7: RUN_DD, DANCE.ERR, DRINK.ERR

DANCE can be executed for one drawing page as the next is being edited. Move off the page to be danced, open a shell window and execute the DANCE command for the completed page. This is a preferred way of working since commonly made errors that DANCE could catch are detected early before they become ingrained bad habits. Anytime an individual page is edited, it can be re-DANCED by itself.

If DANCE does not produce any errors, the next step is to run DRINK (DAISY Resolving Linker). DANCE acts as a compiler, while DRINK acts as the corresponding linker. DRINK is run against the entire circuit. (There are sophisticated alternatives for update mode that will not be covered here.) Call it by:

DRINK short error-only report
DRINK -T -M3 -E3 messages to the screen

If there are errors in file TREE.DFR then you must return to DED to the page or pages flagged and make the corrections. The page(s) must repass through DED, DANCE and DRINK until there are no errors. Note: DRINK can be executed on a partial circuit; DAISY will simulate a partial circuit, MacroMatrix will execute on a partial circuit. A design cannot be SUBMITTED until all errors are removed.

DANCE and DRINK both can be executed by typing the shell execution command:

RUN_DD (recommended)
 (part of Super-Shell)

RUN_DD will produce DANCE.ERR (a concatenated report of all pages) and DRINK.ERR (same as TREE.DFR). Scan DANCE.ERR before proceeding with the ERCs and other software. There should be two errors per page (the border has no pins and is not connected to anything - a pinless macro). If more than two errors, go fix the page. (Note: The Super Shell will continue to execute with level 0 errors - it currently only halts on level 1 errors.)

If this process has been done before and you think all errors are removed, or you want to fire off processes while you do something else, call the AMCC super-shell and run DANCE, DRINK, AGIF, and ERC.

RUN_AMCC (The Super-Shell)
1

If there are no errors from DRINK, and you have not run the Super-Shell, run the netlist transfer file generation software by first executing:

RUN_AGIF (part of Super-Shell)

This routine changes the DAISY-produced netlist into the AMCC generic interface format file (AGIF) (using SING) that will be transmitted to the VAX for layout and other software access. It will also create files in a new sub-directory /ERC.

The principal file that is created is CIRCUIT.SDI, the AMCC-formatted netlist. This file is a design-submission file. It is an input file for: ERCs, Front-, Intermediate- and Back-Annotation, AMCCSIMFMT, AMCCVRC, place and route, LASAR6 simulation and fault-grading and the tester programs. Do not type this file out - it is very large and is encoded.

The AMCC ERC (Engineering Rules Check) software must be run before proceeding with DAISY simulation. The DAISY system doesn't care about this (it is a parallel process) but you should. Why waste time performing and evaluating simulations when there are fundamental interconnection or population errors in the design? Running the ERCs first saves design time.

The ERC software is system-resident and is executed by moving down to the ERC subdirectory created by RUN_AGIF and typing:

AMCCERC (need to change directory)

The AMCC shell script RUN_ERC can be run without moving down to the ERC subdirectory. RUN_ERC calls AMCCERC.

RUN_ERC (part of Super-Shell)
 (preferred execution)

The AMCC ERC program is a set of routines that will flag various errors such as fan-out exceeded, unconnected pins, improper wire-ORs, invalid names, grounded outputs, duplicate names, and other similar errors. Type out the reports to the screen by:

```
TYPE ERC/AMCCERC.LST
TYPE ERC/AMCCIO.LST
TYPE ERC/AMCCXREF.LST
```

If there are ERC-flagged errors, you must return to DED to fix the pages flagged. This is one reason why individual steps might be more efficient than the Super-Shell for the first pass through the drawing.

Before the next step can be run, the changed pages must be re-DANCED, the circuit re-DRINKed, SING-TO AGIF rerun

and ERC re-executed with no errors. Any time an error is found, the process must be restarted. The ERC software should pick up most of the more commonly encountered oversights and slips made in a design schematic capture.

The ERCs assume that catastrophic DANCE and DRINK errors are removed. If there is an incorrect pin-wire interconnect (contact not really made) it can survive the ERCs but fail in simulation. Unless you are running a partial circuit, always remove DANCE and DRINK errors BEFORE running ERCs. If you are running a partial circuit, remove those errors pertinent to the pages that are captured.

After the ERC software is executed without error, execute the Front-Annotation software while in the /ERC subdirectory by typing:

AMCCANN (need to change directory)

Again, the AMCC shell script RUN_ANN can be run without moving to the ERC subdirectory.

RUN_ANN

Or by using the Super-Shell


RUN_AMCC (part of Super-Shell)
2 (preferred execution)

In the delay files produced, each net is identified by name (user-defined or default) and is followed by six numbers representing the min, typ and max net delay for both rising and falling edges. Only one file is referenced in the simulation at one time. These Front-Annotation delay files provide the internal net interconnect delays due to fan-out, wire-ORs and metal loading. The metal load delay is estimated.

The output net delays due to system and package pin capacitance loading is also computed. The program will prompt for a response which can be as simple as defaulting all values or as intricate as specifying different system and package capacitance loading for each of the primary output signals in the circuit. The package type selected determines the default values for the package pin capacitance.

The default system load is 15pF for TTL and 5pF for ECL. The output macros for the AMCC arrays in the Q14000, Q5000, Q20000 and future arrays are specified under no load.

D:\BIN\PASCAL\US\1n\Z\amccann\amccann CURRENT CONTEXT: /USER/CLAS
CLASS809> RUNAMCC



APPLIED MICRO CIRCUITS CORPORATION



- 1: Part One: Run DANCE, DRINK, AGIF and ERCs
- 2: Part Two: Run AMCCANN
- 3: Part Three: Run SIFT and SOMLMAKER
- 4: Part Four: Run SOM and TCAL
- 5: Part Five: Run AMCCSIMPMT
- 6: Part Six: Run AMCCURC
- 0: Exit Program:

Please Enter [0 - 6] : >2

***** RUNNING AMCCANN *****

Need to Edit Package Pin Data? (Y or N) ; >Y

AMCC Delay Annotation VERSION 3.30
Loading Netlist ...
Welcome to the output loading system.

- (0) Generate a report and exit.
 - (1) Change the package type.
 - (2) Edit the default package pin capacitance.
 - (3) Edit the default system capacitive load for TTL outputs.
 - (4) Edit the default system capacitive load for ECL outputs.
 - (5) Edit the system capacitive load for a specific pin or pins.
 - (6) Edit the package pin capacitance for a specific pin or pins.
 - (7) Edit the ECL Resistive Load for a specific pin or pins.
 - (8) Edit the Frequency for a specific pin or pins.
- Enter the number of the item you wish to perform: 1

Running AMCCANN

FIGURE 8

- MAIN-PASCAL>5 : b224PGA.CURRENT_CONTEXT>USER/CLASS/NUX16
- (2) Edit the default package pin capacitance.
 - (3) Edit the default system capacitive load for TTL outputs.
 - (4) Edit the default system capacitive load for ECL outputs.
 - (5) Edit the system capacitive load for a specific pin or pins.
 - (6) Edit the package pin capacitance for a specific pin or pins.
 - (7) Edit the ECL Resistive Load for a specific pin or pins.
 - (8) Edit the Frequency for a specific pin or pins.
- Enter the number of the item you wish to perform: 1
- 0) OTHER.
 - 1) 224 PGA cavity down
 - 2) 132 leaded chip carrier cavity up.
 - 3) 196 leaded chip carrier cavity down.
 - 4) 149 PGA cavity down.
 - 5) 149 PGA cavity up.
- Type the number of the package that this design will be using.
1
- 224-PGA-CD
- (0) Generate a report and exit.
 - (1) Change the package type.
 - (2) Edit the default package pin capacitance.
 - (3) Edit the default system capacitive load for TTL outputs.
 - (4) Edit the default system capacitive load for ECL outputs.
 - (5) Edit the system capacitive load for a specific pin or pins.
 - (6) Edit the package pin capacitance for a specific pin or pins.
 - (7) Edit the ECL Resistive Load for a specific pin or pins.
 - (8) Edit the Frequency for a specific pin or pins.
- Enter the number of the item you wish to perform: 2
- The current default value for package pin capacitance is 4.9 pF
- Enter <Retn> for no change or enter a new value:
<Retn>
- (0) Generate a report and exit.
 - (1) Change the package type.
 - (2) Edit the default package pin capacitance.
 - (3) Edit the default system capacitive load for TTL outputs.
 - (4) Edit the default system capacitive load for ECL outputs.
 - (5) Edit the system capacitive load for a specific pin or pins.
 - (6) Edit the package pin capacitance for a specific pin or pins.
 - (7) Edit the ECL Resistive Load for a specific pin or pins.
 - (8) Edit the Frequency for a specific pin or pins.
- Enter the number of the item you wish to perform: 3
- The current default value for TTL system capacitance is 1.5e+01 pF
- Enter <Retn> for no change or enter a new value: 20
<Retn>
- (0) Generate a report and exit.
 - (1) Change the package type.
 - (2) Edit the default package pin capacitance.
 - (3) Edit the default system capacitive load for TTL outputs.
 - (4) Edit the default system capacitive load for ECL outputs.
 - (5) Edit the system capacitive load for a specific pin or pins.
 - (6) Edit the package pin capacitance for a specific pin or pins.
 - (7) Edit the ECL Resistive Load for a specific pin or pins.
 - (8) Edit the Frequency for a specific pin or pins.
- Enter the number of the item you wish to perform: 1

FIGURE 8 CONTINUED

(5) Edit the system capacitive load for a specific pin or pins.
(6) Edit the package pin capacitance for a specific pin or pins.
(7) Edit the ECL Resistive Load for a specific pin or pins.
(8) Edit the Frequency for a specific pin or pins.

Enter the number of the item you wish to perform: 4

The current default value for ECL system capacitance is 5.0 pf.

Enter <Retn> for no change or enter a new value: 6

(0) Generate a report and exit.
(1) Change the package type.
(2) Edit the default package pin capacitance.
(3) Edit the default system capacitive load for TTL outputs.
(4) Edit the default system capacitive load for ECL outputs.
(5) Edit the system capacitive load for a specific pin or pins.
(6) Edit the package pin capacitance for a specific pin or pins.
(7) Edit the ECL Resistive Load for a specific pin or pins.
(8) Edit the Frequency for a specific pin or pins.

Enter the number of the item you wish to perform: 5

OUT001 OUTC OUTE PARAM YOUTPT

Enter the signal name or signal names separated by spaces.

YOUTPT

Enter the new value (pf): 12

Enter the signal name or signal names separated by spaces.

(0) Generate a report and exit.
(1) Change the package type.
(2) Edit the default package pin capacitance.
(3) Edit the default system capacitive load for TTL outputs.
(4) Edit the default system capacitive load for ECL outputs.
(5) Edit the system capacitive load for a specific pin or pins.
(6) Edit the package pin capacitance for a specific pin or pins.
(7) Edit the ECL Resistive Load for a specific pin or pins.
(8) Edit the Frequency for a specific pin or pins.

Enter the number of the item you wish to perform: 6

OUT001 OUTC OUTE PARAM YOUTPT

Enter the signal name or signal names separated by spaces.

PARAM

Enter the new value (pf): 8

Enter the signal name or signal names separated by spaces.

(0) Generate a report and exit.
(1) Change the package type.
(2) Edit the default package pin capacitance.
(3) Edit the default system capacitive load for TTL outputs.
(4) Edit the default system capacitive load for ECL outputs.
(5) Edit the system capacitive load for a specific pin or pins.
(6) Edit the package pin capacitance for a specific pin or pins.
(7) Edit the ECL Resistive Load for a specific pin or pins.
(8) Edit the Frequency for a specific pin or pins.

Enter the number of the item you wish to perform: 1

FIGURE 8 CONTINUED

MW_PASCHL_V5.1.2 -> MW_PASCHL_V5.1.2 -> CURRENT_CONTEXT: /USER/CLASS/MUXI

- (6) Edit the package pin capacitance for a specific pin or pins.
- (7) Edit the ECL Resistive Load for a specific pin or pins.
- (8) Edit the Frequency for a specific pin or pins.

Enter the number of the item you wish to perform: 7 *ECL*

DAT0	DAT1	DAT10	DAT11	DAT12
DAT13	DAT14	DAT15	DAT2	DAT3
DAT4	DAT5	DAT6	DAT7	DAT8
DAT9	EXTCLK	EXTRST	IN001	OUT001
OUTC	OUTE	PARAM	SELCT0	SELCT1
SELCT2	SELCT3	YOUTPT		

Enter the signal name or signal names separated by spaces.
OUTC *A*

Enter the new value (Ohms): 50 *A*

Enter the signal name or signal names separated by spaces.

- (0) Generate a report and exit.

(1) Change the package type.

(2) Edit the default package pin capacitance.

(3) Edit the default system capacitive load for TTL outputs.

(4) Edit the default system capacitive load for ECL outputs.

(5) Edit the system capacitive load for a specific pin or pins.

(6) Edit the package pin capacitance for a specific pin or pins.

(7) Edit the ECL Resistive Load for a specific pin or pins.

(8) Edit the Frequency for a specific pin or pins.

Enter the number of the item you wish to perform: 8 *freq*

DAT0	DAT1	DAT10	DAT11	DAT12
DAT13	DAT14	DAT15	DAT2	DAT3
DAT4	DAT5	DAT6	DAT7	DAT8
DAT9	EXTCLK	EXTRST	IN001	OUT001
OUTC	OUTE	PARAM	SELCT0	SELCT1
SELCT2	SELCT3	YOUTPT		

Enter the signal name or signal names separated by spaces.

PARAM YOUTPT *A*

Enter the new value (MHz): 100 *A*

Enter the signal name or signal names separated by spaces.

- (0) Generate a report and exit.

(1) Change the package type.

(2) Edit the default package pin capacitance.

(3) Edit the default system capacitive load for TTL outputs.

(4) Edit the default system capacitive load for ECL outputs.

(5) Edit the system capacitive load for a specific pin or pins.

(6) Edit the package pin capacitance for a specific pin or pins.

(7) Edit the ECL Resistive Load for a specific pin or pins.

Enter the number of the item you wish to perform: *Ret>*

Exiting and writing AMCCPKG.LST. *Ret>*

Processing MIN Front Annotation Delay File ...

Processing NOM Front Annotation Delay File ...

FIGURE 8 CONTINUED

```

***** AMCC Output Loading System *****
Version 1.00 *****

NetLister version number = 7B8
SDI version number = 2.10
NetList generation date = 20 SEP 1988
NetList generation time = 9:58
Engineering workstation type = DAISY/DNIX
Engineering workstation Path name = /USER/CLASS/MUX16
Product Name = MUX16
Product Number = XXXX
Product Grade = MIL
EWS Library = 050000
EWS Library Rev = 8099
Macro Parameter family = Q50000
The ARRAY type = Q50000T
Chip Macro Name = Q50000TTTL10K
Circuit Family = Q50000
Circuit Technology = P
ECL Level = 1.0K

Package name = 224-PGA-CD
----- package selected

```

Item #	Signal Name	Instance Name	Macro Name	PAD	Freq MHz	ECL R	System Pf	Package Pf	Capacitance pf	Max Pf
1	1:DAT0	\$0001	IT11H						3.80	4.40
2	2:DAT0	\$0002	IT11H						6.0	4.40
3	3:DAT0	\$0011	IT11H						6.0	4.40
15	1:DAT8	\$0009	IT11H						5.0	3.80
16	1:DAT9	\$0010	IT11H						6.0	4.40
17	1:EXTCLK	\$0021	IE93						6.0	3.80
18	1:EXTRST	\$0022	IE93						6.0	4.40
19	1:IN001	\$100000	IE86						6.0	4.40
28	1:OUT001	\$000000	OE87						5.0	3.80
21	1:OUTC	\$0001	OE87						6.0	4.40
22	1:OUTE	\$000002	OE87						6.0	4.40
23	1:PARAM	\$000000	OE81						6.0	4.40
24	1:SELECT0	\$000219	IT11H						6.0	3.80
25	1:SELECT1	\$000119	IT11H						6.0	3.80
26	1:SELECT2	\$0018	IT11H						6.0	3.80
27	1:SELECT3	\$0017	IT11H						6.0	3.80
28	1:OUTPUT	\$000000	OE80						6.0	3.80
29	1:ITGND	\$NT03	ITGND						5.0	3.80

AMCCPKG.LST

FIGURE 9

Using the interface, the frequency for any primary input or output may be specified (commentary documentation) and the ECL resistive loading for any ECL output may be specified (also commentary). Resistive loads should be specified when they do match that assumed for the macro (25 or 50 ohms). Frequency should be entered for any TTL I/O toggling faster than 50MHz and any ECL I/O toggling faster than 100MHz.

AMCCANN (AMCC Annotation) can be run as many times as required to fine-tune the simulation. The file OUTPUT.DLY is the data file created in the first session and then edited by successive executions. A previously entered specific pin capacitance or load capacitance for a signal is deleted (reverting to the default value) by giving its name and typing an * for the new value.

When AMCCANN is completed, it will have generated the Front-Annotation files FNTMIL.DSY or FNTCOM.DSY, FNTNOM.DSY and FNTMIN.DSY as well as the report file AMCCPKG.LST and the data file OUTPUT.DLY. All of these files are to be submitted.

Note: The BiCMOS library has two commercial timing libraries, one for COMMERCIAL circuits running with a -4.5V power supply (COM4) and one for all other COMMERCIAL circuits (COM5). The Front-Annotation file is still named FNTCOM.DSY and provides correct timing based on the ARRAY_FAMILY, PRODUCT_GRADE and the POWER_SUPPLY parameters.

After the ERC software and the Front-Annotation software has successfully run, the next step is to run a simulation to verify that the basic logic is correct.

When the proper loginfile, such as the one shown earlier, is used, the PROFILE file is correctly set for the library.

THE LIBRARY MUST BE INSTALLED AS AMCC INTENDS FOR PROPER OPERATION.

Run SIFT (Simulator Intermediate Files Translator) to append the appropriate timing data to the macros. These are the intrinsic delays for the paths through the macros themselves. SIFT can be run for MINIMUM, NOMINAL, COMMERCIAL or MILITARY timing. The worst-case multipliers are those that support the Front- and Back-Annotation software (1.35 * typical = COM and 1.45 * typical = MIL for the Q5000).

Run SIFT using the AMCC supplied shell:

RUN_SIFT xxx where xxx = NOM, MIL or COM,
COM4 or COM5

Note: for large designs, SIFT may run overnight.

Within the SIFT library, there are three multipliers:

BIPOLAR

DLS/DTV	MODE	->	MIN	RANGE	FRONT-	ANNOTATION
SIFT	NOM		0.90	TYP 1.00	MAX 1.10	FNTNOM.DSY
Timing	COM		1.11	1.23	1.35	FNTCOM.DSY
Library	MIL		1.19	1.32	1.45	FNTMIL.DSY
	MIN		0.70	0.78	0.86	FNTMIN.DSY

BICMOS*

- COM4 uses multipliers for -4.5V supply
- use with FNTCOM.DSY
- COM5 uses multipliers for -5.2V or +5V supply
- use with FNTCOM.DSY

* see the tables in Volume I of the Design Manual
These numbers are based on a 20% maximum worst-case
processing variation across the chip, with 10% the more
usual variation. These multipliers are the same
multipliers used in the FNTxxx.DSY files.

The use of MIN, TYP or MAX within a timing library is
specified in the MODE format under the DAISY Logical
Simulator (DLS) or the DAISY Timing Verifier (DTV).

SIFT is also run under the Super-Shell by typing:

RUN_AMCC (Super-Shell)
3

AMCC recommends that the Super-Shell be used after the
initial debug pass has been made since the menu will
prompt you for necessary parameters and options for the
commands.

Normally, a simulation will be run using MINIMUM data and
then rerun using COMMERCIAL or MILITARY data. If the
results are not functionally identical, a timing
dependency (problem) is indicated which requires further
evaluation or a re-design. AMCC requires both of these
simulations (MINIMUM, and MAXIMUM MIL OR COM) be
performed and submitted if they are different.
Otherwise, submit just the maximum worst-case simulation
results.

All submitted simulations should be run under timing checks "ON" and all timing errors removed. In special cases, an AMCC waiver may be required.

Following SIFT, the SING TO DAISY process is initiated. SING is the Simulator Input Generator used to extract information from the netlist. AMCC usually combines this into the following routines: 1) generate a default time-0 simulation control file, SOM_MCF.SING; 2) generate a default FMT file for DLS/DTV use; and open the SOM_MCF.SING file for editing under TEC.

```
SING -T -M3 -MCF /AMCC/SOM MAKER/SOM_MCF  
FMT_CSD.SING  
TEC SOM_MCF.SING      (all part of Super-Shell)
```

At the end of the last command (and the end of menu selection 3 for the Super-Shell), the text-editor TEC is open to the simulation control file, SOM_MCF.SING. The time-zero SOM_MCF.SING file comes up with all input (all primary input signals) shown forced to zero at time zero (= 0:F0;). The user must edit this file to include the simulation stimuli by using the DAISY text editor, TEC. Stimuli can be described using the signal generator approach or by using a remote data file.

The example at the end of the text shows a SOM_MCF.SING file after it has been edited. This one uses the \$SIGNAL_GENERATORS section to input values. TIMING_CHECK := 1, is present so this file can be used to run timing checks under both DLS and DTV.

AMCC prefers that all files be commented for identification (company, circuit, designer, date, rev level, what is being tested, etc.).

After all edits to the SOM_MCF.SING file have been made, TEC is exited by:

```
{ENTER}EXIT{EXECUTE}          (exit TEC)
```

The SOM CTL file must include an \$OUTPUTS section. The output file referenced in the \$OUTPUTS section is created by the system and not by the user. The user must describe which signals go in the file in what order. AMCC requires that all primary inputs, all primary outputs, all primary bidirectionals and all internal 3-state enable or bidirectional enable signals be listed in that file in that order.

The files produced during simulation include the LIST file, the WAVE, the VLAf output file. The VLAf output file is the file that becomes the input file to

```
Date: 25 MAY 86 11:17   File: FMT_CSD.SING

SOM SOM_MCF.SING -M3
DLS <<!
FORMAT
DAT0@MUX16/3:DAT0
3DAT1@MUX16/3:DAT1
3DAT1@MUX16/3:DAT10
3DAT11@MUX16/3:DAT11
3DAT12@MUX16/3:DAT12
3DAT13@MUX16/3:DAT13
3DAT14@MUX16/3:DAT14
3DAT15@MUX16/3:DAT15
3DAT2@MUX16/3:DAT2
3DAT3@MUX16/3:DAT3
3DAT4@MUX16/3:DAT4
3DAT5@MUX16/3:DAT5
3DAT6@MUX16/3:DAT6
3DAT7@MUX16/3:DAT7
3DAT8@MUX16/3:DAT8
3DAT9@MUX16/3:DAT9
3EXTCLK@MUX16/2:EXTCLK
3EXTRST@MUX16/2:EXTRST
3IN0@1@MUX16/4:IN0@1
3SELCT0@MUX16/3:SELCT0
3SELCT1@MUX16/3:SELCT1
3SELCT2@MUX16/3:SELCT2
3SELCT3@MUX16/3:SELCT3
3OUT0@1@MUX16/4:OUT0@1
3OUTC@MUX16/4:OUTC
3OUTE@MUX16/4:OUTE
3YOUTPT@MUX16/2:YOUTPT
3S
PUT FMT
QUIT N
!
```

FIGURE 10: FMT_CSD.SING used to build FMT

FMT is used by DLS

AMCCSIMFMT. AMCC does not need to see the FMT file, LIST files, WAVE plots or the VLAF file.

The first three (FMT controls LIST and WAVE contents) are useful for debugging. For example, the user can reference internal signals in the LIST file while the final \$OUTPUTS section is not allowed to show them.

The Super-Shell step 3 will end with the text editor open. When TEC is exited, the shell menu will return. If you need to create a remote data file, exit the Super-Shell and open the data file under TEC. If this is the case, exit the Super-Shell by:

0 (exit Super-Shell)

If the input stimulus is to be provided by a remote data file, the TEC must be reopened to create whatever input file name was referenced in the simulation control file. To open, use TEC input-filename.

TEC DEMO.DAT (example)
TEC filename.extension user-defined filename

The data files are created from scratch by the designer; there is no fill-in-the-blank formatted file to edit as there is for the SOM_MCF.SING file. The data file must be created following a specified time-value, with comments and blank lines allowed. If comments and blank line appear after the \$END\$ statement, then run AMCCFILUTL to prepare the file for execution. The source file is commented, the executable file is not. Maintenance is performed using the source file.

ALWAYS RENAME AN EDITED SOM_MCF.SING FILE. The SOM_MCF.SING file is destroyed in favor of a default version any time SING is rerun or anytime Super-Shell step 3 is executed.

AMCC prefers to have meaningful names used on the control files such as FUNCTION.SING, ATSPED.SING, ACR4PROP.SING. Do not forget to include these in the submission index.

Once the data file and the SOM_MCF.SING file are completed, then run SOM, the Simulator Object Module Generator. This can be executed with the Front-Annotation file, and should be. The AMCC supplied shell is an easy way to do this.

SOM the control file only - for debug:

SOM SOM_MCF.SING -M3 -L SOM.ERR

```

*****
* DESIGN PATH /USER/CLASS/MUX16    DATE 16-SEP-1988 14:58
* COMPANY _____ CIRCUIT_NAME _____
* ARRAY _____ PO# _____ REV _____
* DESIGNER _____
* What tests does this control file support: _____
* _____
* _____
* _____
*****
**** Configuration section ****/
$CONFIGURATION
GATE_ACTIVITY_LEVEL := 100;
IMMEDIATE_ACTIVITY_LEVEL := 100;
TIMING_CHECK := 1;

/** Signal generator section ****/
$SIGNAL_GENERATORS
@MUX16/3:DAT0 := @0:F0 ;
@MUX16/3:DAT1 := @0:F0 ;
@MUX16/3:DAT10 := @01F0 ;
@MUX16/3:DAT11 := @01F0 ;
@MUX16/3:DAT12 := @01F0 ;
@MUX16/3:DAT13 := @01F0 ;
@MUX16/3:DAT14 := @01F0 ;
@MUX16/3:DAT15 := @01F0 ;
@MUX16/3:DAT2 := @00:F0 ;
@MUX16/3:DAT3 := @00:F0 ;
@MUX16/3:DAT4 := @00:F0 ;
@MUX16/3:DAT5 := @00:F0 ;
@MUX16/3:DAT6 := @00:F0 ;
@MUX16/3:DAT7 := @00:F0 ;
@MUX16/3:DAT8 := @00:F0 ;
@MUX16/3:DAT9 := @00:F0 ;
@MUX16/2:EXTCLK := @01F0 ;
@MUX16/2:EXTRST := @01F0 ;
@MUX16/4:IN001 := @00:F0 ;
@MUX16/3:SELCT0 := @01F0 ;
@MUX16/3:SELCT1 := @01F0 ;
@MUX16/3:SELCT2 := @01F0 ;
@MUX16/3:SELCT3 := @01F0 ;

```

SOM_MCF.SING

FIGURE 11

SOM and TCAL combined:

```
RUN_SOM SOM_MCF.SING FNTMIL.DSY
          (part of Super-Shell)
```

Caution: RUN_SOM looks for the FNTxxx.DSY files in the top level directory. Always run DANCE, DRINK, SOM and SING from the top of the design tree.

SOM must be executed anytime the SOM_MCF.SING file is edited to link the new information to the simulation database.

```
RUN_AMCC  (if you aren't in the shell)
4           select SOM
<control_file_name> control file name
FNTxxx.DSY   Annotation file name
0           exit shell
```

When the steps represented in the AMCC Super-Shell are completed, the next step is to run either DLS, the DAISY Logic Simulator, or DTV, the DAISY Timing Verifier.

DLS is called by:

DLS

```
GET FMT      using the default - use unless YOU want
               something different; leave no spaces
               after FMT
MODE         set mode
{edit for MAX}  for military or commercial;
{edit for MIN}  for minimum
{ENTER}
PUT DLS_FMT  save the FMT and MODE windows
VIEW 9999 10000  proper view step for Q5000 Series;
                  Q3500 Series; Q14000 Series
RUN 1000000   run as long as you need to run
START 0       position data in display buffer
WAVE         plot by "Plot Screen" mouse menu
{ENTER}
LIST S DEMO   listing saved as file "DEMO"
{ENTER}
RESTART 0
VIEW 99 100    closer look - not for vectors
RUN 200000    that will be submitted
WAVE
{ENTER}
QUIT{EXECUTE}  don't save
N{EXECUTE}
```

After DLS is run to satisfaction (the vector set in the example is 100% fault coverage), the vectors that will be submitted for use in test are generated using the AMCCSIMFMT program. This program will take the file produced by the \$OUTPUTS section and reformat it. The

```

CLASS) RUN_SOM FUNCTION.SING FTMIL.DAT
***** RUNNING SOM and TCAL *****
Daisy Simulator Object Module(SOM) Generator 5.2.9 (SOM 05.02.02 )25-Nov-96 15:32:00 FUNCTION.SING

Copyright (C) 1994 DAISY SYSTEMS Incorporated.

***** SON FORMAT OK !!!!! *****

TCAL: TIMING CALCULATION, 05.02.02
TCAL: INITIALIZATION
TCAL: LOADING DATA FROM SOM FILE
TCAL: PARSING INPUT FILE
TCAL: PARSING CONTROL SECTION
TCAL: PARSING DELAY SECTIONS

**** PARSING INPUT FILE COMPLETED.
**** TOTAL NUMBER OF ERRORS FOUND = 0

TCAL: PARSING INPUT FILE COMPLETED, NO ERROR FOUND.

TCAL: PARSING SIFT FILES
TCAL: NULL INPUT FROM SIFT FILES.

TCAL: PROCESSING DELAY CALCULATION
TCAL: SIGNAL NAME:
      SIGNAL NAME:          MIN RISE  MAX RISE  NOM FALL  MIN FALL  MAX FALL
      enuX16/2:Intok(*#66) :          13, 12, 14, 26, 23, 28
      enuX16/2:Intclk(*#4) :          26, 23, 28, 26, 23, 28
      enuX16/2:Inrest(*#7) :          26, 23, 28, 26, 23, 28

```

FIGURE 12: RUN_SOM

```
13, 12, 14, 26, 23, 28
@MUX16/3:INP5(*#603) :
 13, 12, 14, 26, 23, 28
@MUX16/3:INP6(*#605) :
 13, 12, 14, 26, 23, 28
@MUX16/3:INP7(*#607) :
 13, 12, 14, 26, 23, 28
@MUX16/3:INP8(*#609) :
 13, 12, 14, 26, 23, 28
@MUX16/3:INP9(*#611) :
 13, 12, 14, 26, 23, 28
@MUX16/3:INP10(*#613) :
 13, 12, 14, 26, 23, 28
@MUX16/3:INP11(*#615) :
 13, 12, 14, 26, 23, 28
@MUX16/3:INP12(*#617) :
 13, 12, 14, 26, 23, 28
@MUX16/3:INP13(*#619) :
 13, 12, 14, 26, 23, 28
@MUX16/3:INP14(*#621) :
 13, 12, 14, 26, 23, 28
@MUX16/3:INP15(*#623) :
 13, 12, 14, 26, 23, 28
@MUX16/3:SEL3(*#625) :
 13, 12, 14, 26, 23, 28
@MUX16/3:SEL2(*#627) :
 13, 12, 14, 26, 23, 28
@MUX16/3:SEL1(*#629) :
 36, 33, 40, 72, 65, 80
@MUX16/3:SEL0(*#631) :
 36, 33, 40, 72, 65, 80
@MUX16/4:G0000.C(*#652) :
 0, 0, 0, 0, 0, 0
@MUX16/4:G0000.E(*#653) :
 0, 0, 0, 0, 0, 0
@MUX16/4:XSIG5(*#654) :
 0, 0, 0, 0, 0, 0
```

***** DELAY CALCULATION COMPLETED.
***** TOTAL NUMBER OF ERRORS FOUND = 0

TCAL: DELAY CALCULATION COMPLETED, NO ERROR
TCAL:
TCAL: UPDATING DT TABLE
TCAL: UNLOADING DATA TO SOM FILE
TCAL: TERMINATION

***** TCAL FORMAT OK !!!!! *****

CLASS> 1

FIGURE 13: END OF RUN_SOM - TCAL

DLS output file format must be binary for a proper submission. An example AMCCSIMFMT output is shown with the example.

When 3-state macros are included in a design, it is often desirable to see the high-Z state in the listing during debug. The DLS/DTV format can be edited by:

```
FO
    edit      use switch key to toggle options
{ENTER}
    PUT DLS_FMT      save for later reference
```

The FORMAT file and the MODE file can be printed out using the PLOT_SCREEN menu command. They can also be saved to a file for printing using the clipsheet options and they can be saved on disk and recalled in another run. All formats (FORMAT, MODE, ACQUIRE, BREAK, TRIGGER) are saved at the same time using:

```
PUT <filename>
```

Another feature that is useful is the PRINT_ON_CHANGE file which can be created. The PRINT_ON_CHANGE file can be requested by editing the SOM_MCF.SING control file \$OUTPUTS section to provide the instruction to collect data only on the change of monitored signals, rather than collect sampled data as before. Only the output file is affected.

The format for the LIST and WAVE are tied to the FORMAT file and will not vary. The format for the output file is what is listed in the \$OUTPUTS section of the simulation control file. Only those signals listed in the control file \$OUTPUTS section will be monitored or recorded.

When the output file is the one desired, run AMCCSIMFMT by typing:

```
AMCCSIMFMT
```

and responding to the prompts.

You can also call the program using the Super-Shell:

```
RUN_AMCC
5          calls AMCCSIMFMT
```

You will be asked for the name of the output file (as listed in the \$OUTPUTS section of the control file), the new name you want to use, what format you want with parenthesis (choose "1") and if you want spaces between columns or groups of columns. The spacing is up to you.

DLS 05.02.02, D:\DLS\05.02.02\format.DLS < CURRENT CONTEXT : /USER/CLASS/HUX16>

** REPLACE **

NAME	BASE	POLARITY	STRN	TRC?	SIGNAL_LIST
DAT0	BIN	+	OFF	ON	EMUX16/3:DAT0
DAT1	BIN	+	OFF	ON	EMUX16/3:DAT1
DAT10	BIN	+	OFF	ON	EMUX16/3:DAT10
DAT11	BIN	+	OFF	ON	EMUX16/3:DAT11
DAT12	BIN	+	OFF	ON	EMUX16/3:DAT12
DAT13	BIN	+	OFF	ON	EMUX16/3:DAT13
DAT14	BIN	+	OFF	ON	EMUX16/3:DAT14
DAT15	BIN	+	OFF	ON	EMUX16/3:DAT15
DAT2	BIN	+	OFF	ON	EMUX16/3:DAT2
DAT3	BIN	+	OFF	ON	EMUX16/3:DAT3
DAT4	BIN	+	OFF	ON	EMUX16/3:DAT4
DAT5	BIN	+	OFF	ON	EMUX16/3:DAT5
DAT6	BIN	+	OFF	ON	EMUX16/3:DAT6
DAT7	BIN	+	OFF	ON	EMUX16/3:DAT7
DAT8	BIN	+	OFF	ON	EMUX16/3:DAT8
DAT9	BIN	+	OFF	ON	EMUX16/3:DAT9
EXTCLK	BIN	+	OFF	ON	EMUX16/2:EXTCLK
EXT_RST	BIN	+	OFF	ON	EMUX16/2:EXT_RST
IN001	BIN	+	OFF	ON	EMUX16/4:IN001
SELCT0	BIN	+	OFF	ON	EMUX16/3:SELCT0
SELCT1	BIN	+	OFF	ON	EMUX16/3:SELCT1
SELCT2	BIN	+	OFF	ON	EMUX16/3:SELCT2
SELCT3	BIN	+	OFF	ON	EMUX16/3:SELCT3
OUT001	BIN	+	OFF	ON	EMUX16/4:OUT001
OUTC	BIN	+	OFF	ON	EMUX16/4:OUTC
OUTE	BIN	+	OFF	ON	EMUX16/4:OUTE
YOUTPT	BIN	+	OFF	ON	EMUX16/2:YOUTPT

TOTAL NUMBER OF PRIMITIVES = 671

DLS > FORMAT >>
FORMAT_SPEC>

FIGURE 14: DLS FORMAT WINDOW

CURRENT CONTEXT: /USER/CLASS/HUX16						
** REPLACE **						
NAME	BASE	POLARITY	STRN	TRC?	SIGNAL_LIST	
YOUTPT	BIN	+	OFF	ON	8MUX16/2:YOUTPT	
DATA	HEX	+	OFF	ON	8MUX16/3:DAT15,DAT14,DAT13,DAT12	
DATB	HEX	+	OFF	ON	8MUX16/3:DAT11,DAT10,DAT9,DAT8	
DATC	HEX	+	OFF	ON	8MUX16/3:DAT7,DAT6,DAT5,DAT4	
DATD	HEX	+	OFF	ON	8MUX16/3:DAT3,DAT2,DAT1,DAT0	
EXTCLK	BIN	+	OFF	ON	8MUX16/2:EXTCLK	
EXTRST	BIN	+	OFF	ON	8MUX16/2:EXTRST	
SELCTA	HEX	+	OFF	ON	8MUX16/3:SELCT3,SELCT2,SELCT1,SELCT0	

TOTAL NUMBER OF PRIMITIVES = 671

DLS > FORMAT >>
FORMAT_SPEC>

FIGURE 15: Edited DLS FORMAT WINDOW - HEX

** REPLACE **

SIMULATION MODE NOM

(reserved)

(reserved)

(reserved)

	ENABLE	TRC?	SORTED BY	
	-----	-----	MAJOR KEY	MINOR KEY
SETUP/HOLD TIME	OFF	OFF	TIME	PATH
MINIMUM PULSE WIDTH	OFF	OFF	TIME	PATH
SIGNAL RELATIONSHIP	OFF	OFF	TIME	PATH
(reserved)	OFF	OFF	TIME	PATH
(reserved)	OFF	OFF	TIME	PATH
(reserved)	OFF	OFF	TIME	PATH

TOTAL NUMBER OF PRIMITIVES = 671

DLS > PUT >> DLS_FMT

DLS > MODE >>

FIGURE 16: DLS MODE WINDOW - NOMINAL

DLS > MODE >> MAXIMUM CURRENT CONTEXT: DLSERxCLASS/HW16

** REPLACE **

SIMULATION MODE MAX

(reserved)

(reserved)

(reserved)

				SORTED BY	
		ENABLE	TRCP?	MAJOR KEY	MINOR KEY
		-----	-----	-----	-----
SETUP/HOLD TIME	ON	ON	ON	TIME	PATH
MINIMUM PULSE WIDTH	ON	ON	ON	TIME	PATH
SIGNAL RELATIONSHIP	ON	ON	ON	TIME	PATH
(reserved)	OFF	OFF	OFF	TIME	PATH
(reserved)	OFF	OFF	OFF	TIME	PATH
(reserved)	OFF	OFF	OFF	TIME	PATH

TOTAL NUMBER OF PRIMITIVES = 671

DLS > MODE >>

FIGURE 17: DLS MODE WINDOW - Edited for MAXIMUM

DISCRETE LOGIC STATE CHARTS FOR THE DLS WAVE - HEX FORMAT




FIGURE 18: DLS WAVE - HEX FORMAT

LABEL	TIME	COUNT	OUTPUT DATA	DATC	DATD	EXTCLK	EXTST	SELCTR
BASE			BIN	HEX	BIN	BIN	HEX	
POLARITY			+	+	+	+	+	
STRENGTH			OFF	OFF	OFF	OFF	OFF	
	3969	0						
	19999	0						
	29999	0						
	39999	0						
	49999	0						
	59999	0						
	69999	0						
	79999	0						
	89999	0						
	99999	0						
	169999	0						
	189999	0						
	129999	0						
	139999	0						
	149999	0						
	159999	0						
	169999	0						
	179999	0						
	189999	0						
	199999	0						
	+10							
	+11							
	+12							
	+13							
	+14							
	+15							
	+16							
	+17							
	+18							
	+19							
	+20							
	+21							
	+22							
	+23							
	+24							
	+25							
	+26							
	+27							
	+28							
	+29							
	+30							

TOTAL NUMBER OF PRIMITIVES = 694
NO TIMING ERRORS FOUND

DLS > LIST >>
LIST;

FIGURE 19: DLS LIST WITH HEX FORMAT

Date: 25 MAY 86 13:34 File: SAM

LABEL	TIME	COUNT	YOUTPT	DATA	DATB	DATC	DATO	EXTCLK	EXTRST	SELCTA
			BIN	HEX	HEX	HEX	HEX	BIN	3IN	HEX
BASE			+	+	+	+	+	OFF	+	+
POLARITY			OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
STRENGTH										
0	9999	\$	S	9	6	6	9	S	1	\$
+1	19999	\$	S	9	6	6	9	1	1	\$
+2	29999	\$	S	1	9	6	9	1	1	\$
+3	39999	\$	S	1	9	6	9	1	1	\$
+4	49999	\$	S	1	9	6	9	1	1	\$
+5	59999	\$	S	1	9	6	9	1	1	\$
+6	69999	\$	S	1	9	6	9	1	1	\$
+7	79999	\$	S	1	9	6	9	1	1	\$
+8	89999	\$	S	1	9	6	9	1	1	\$
+9	99999	\$	S	1	9	6	9	1	1	\$
+10	189999	\$	S	1	9	6	9	1	1	\$
+11	199999	\$	S	1	9	6	9	1	1	\$
+12	299999	\$	S	1	9	6	9	1	1	\$
+13	399999	\$	S	1	9	6	9	1	1	\$
+14	499999	\$	S	1	9	6	9	1	1	\$
+15	599999	\$	S	1	9	6	9	1	1	\$
+16	699999	\$	S	1	9	6	9	1	1	\$
+17	799999	\$	S	1	9	6	9	1	1	\$
+18	899999	\$	S	1	9	6	9	1	1	\$
+19	999999	\$	S	1	9	6	9	1	1	\$
+20	2099999	\$	S	1	9	6	9	1	1	\$
+21	2199999	\$	S	1	9	6	9	1	1	\$
+22	2299999	\$	S	1	9	6	9	1	1	\$
+23	2399999	\$	S	1	9	6	9	1	1	\$
+24	2499999	\$	S	1	9	6	9	1	1	\$
+25	2599999	\$	S	1	9	6	9	1	1	\$
+26	2699999	\$	S	1	9	6	9	1	1	\$
+27	2799999	\$	S	1	9	6	9	1	1	\$
+28	2399999	\$	S	1	9	6	9	1	1	\$
+29	2999999	\$	S	1	9	6	9	1	1	\$
+30	3899999	\$	S	1	9	6	9	1	1	\$
+31	3199999	\$	S	1	9	6	9	1	1	\$
+32	3299999	\$	S	1	9	6	9	1	1	\$
+33	3399999	\$	S	1	9	6	9	1	1	\$
+34	3499999	\$	S	1	9	6	9	1	1	\$
+35	3599999	\$	S	1	9	6	9	1	1	\$
+36	3699999	\$	S	1	9	6	9	1	1	\$
+37	3799999	\$	S	1	9	6	9	1	1	\$
+38	3899999	\$	S	1	9	6	9	1	1	\$
+39	3999999	\$	S	1	9	6	9	1	1	\$
+40	4099999	\$	S	1	9	6	9	1	1	\$
+41	4199999	\$	S	1	9	6	9	1	1	\$
+42	4299999	\$	S	1	9	6	9	1	1	\$
+43	4399999	\$	S	1	9	6	9	1	1	\$
+44	4499999	\$	S	1	9	6	9	1	1	\$
+45	4599999	\$	S	1	9	6	9	1	1	\$
+46	4699999	\$	S	1	9	6	9	1	1	\$
+47	1799999	\$	S	1	9	6	9	1	1	\$
+48	4899999	\$	S	1	9	6	9	1	1	\$
+49	4999999	\$	S	1	9	6	9	1	1	\$
+50	5099999	\$	S	1	9	6	9	1	1	\$
+51	5199999	\$	S	1	9	6	9	1	1	\$
+52	5299999	\$	S	1	9	6	9	1	1	\$
+53	5399999	\$	S	1	9	6	9	1	1	\$
+54	5499999	\$	S	1	9	6	9	1	1	\$
+55	5599999	\$	S	1	9	6	9	1	1	\$
+56	5699999	\$	S	1	9	6	9	1	1	\$
+57	5799999	\$	S	1	9	6	9	1	1	\$

FIGURE 20: PARTIAL "SAVED" LIST FILE

USE:

DLS>LIST S SAM

```

Date: 25 MAY 86 13:36   File: FUNCTION.VLAF
SDATA HEADERS
TYPE: E
I/O
SFIELDS
TIME,VALUES
TOTAL_CODEUNHS$ 18 23
SFIELDS
D
SFIELDS,1,EXTCLK 1
QHUX16/2/EXTCLK 1
SFIELDS,2
QHUX16/2/EXTTEST 2
SFIELDS,3
QHUX16/2/DAT1 8
SFIELDS,4
QHUX16/2/DAT2 9
SFIELDS,5
QHUX16/2/DAT3 5
SFIELDS,6
QHUX16/2/DAT4 11
SFIELDS,7
QHUX16/2/DAT5 6
SFIELDS,8
QHUX16/2/DAT6 12
SFIELDS,9
QHUX16/2/DAT7 13
SFIELDS,10
QHUX16/2/DAT8 13
SFIELDS,11
QHUX16/2/DAT9 14
SFIELDS,12
QHUX16/2/DAT10 15
SFIELDS,13
QHUX16/2/DAT11 16
SFIELDS,14
QHUX16/2/DAT12 19
SFIELDS,15
QHUX16/2/DAT13 20
SFIELDS,16
QHUX16/2/DAT14 11
SFIELDS,17
QHUX16/2/DAT15 17
SFIELDS,18
QHUX16/2/DAT16 18
SFIELDS,19
QHUX16/2/DAT17 19
SFIELDS,20
QHUX16/2/DAT18 21
SFIELDS,21
QHUX16/2/DAT19 22
SFIELDS,22
QHUX16/2/YOUTP1 23
ENDS

```




FIGURE 21: OUTPUT VLAF FILE

FROM DLS RUN

```
CLASS> AMCCSIMFMT
VLAIF Conversion      Rev[1.0]

Enter VLAIF (input) file name: FUNCTION.VLAF
Enter SIM (output) file name: OUTPUT.FUN

Choose from menu -
1 : VLAIF to SIM FORMAT (NO parenthesis).
2 : VLAIF to SIM FORMAT (with parenthesis).

Enter choice [1 or 2]: 1

Do you want DATA separated in columns [Y / N] ? N

<<< Processing VLAIF Nets >>>
<<< Processing VLAIF Vectors >>>
>>> Time ZERO (0) not output from VLAIF file.
>>> (100) lines of Vectors output.

>>> AMCCSIMFMT conversion completed with NO error(s).
CLASS> TYPE OUTPUT.FUN
```

FIGURE 22: AMCCSIMFMT sample execution

Date: 25 MAY 86 13:36 File: OUTPUT.FUN

1***CIRCUIT IDENTIFICATION =

EESSSSDDDDDDDDDDDDDDDDDY
XEEEEEEAAAAAAAAMMAAAAO
TLLLLLTTTTTTTTTTTTTU
CRCCCCB123456789111111T
LSTTTT B12345P
KT3210 T

TIME

9999	010000010010110011010010	529999	00001110000110011010011
19999	110000010010110011010010	539999	00001110000110011010010
29999	000000010010110011010010	549999	00001110010100011010010
39999	100000010010110011010011	559999	10001110010100011010011
49999	00000000010110011010011	569999	00001110010100011010011
59999	10000000010110011010010	579999	10011110010100011010010
69999	00000000010110011010010	589999	00011110010100011010010
79999	1000000001001011001101001	599999	00011110010100011010010
89999	0001001001001011001101001	609999	00011110010100011010010
99999	1001001001001011001101001	619999	00011110010100011010010
189999	00010010001110011010010	629999	00111110010100011010010
119999	10010010011110011010011	639999	00111110010100011010010
129999	00010010011110011010010	649999	00111110010100011010001
139999	10010010011110011010010	659999	00111110010100011010000
149999	00010010011110011010010	669999	00111110010100011010010
159999	10010010011110011010010	679999	10111110010100011010011
169999	00010010011110011010010	689999	00101110010100011010011
179999	10010010011110011010010	699999	00101110010100011010010
189999	00010010011110011010010	709999	00101110010100011010010
199999	10010010011110011010010	719999	00101110010100011010011
289999	00010010011110011010010	729999	00101110010100011010011
279999	10010010011110011010010	739999	10101110010100011010010
289999	00010010011110011010010	749999	00101010010100011010010
299999	10010010011110011010010	759999	10101010010100011010011
309999	00010010011110011010010	769999	00101010010100011010011
319999	10010010011110011010010	779999	10101010010100011010010
329999	00010010011110011010010	789999	00101010010100011010010
339999	10010010011110011010010	799999	10101010010100011010011
349999	00010010011110011010010	809999	00101010010100011010011
359999	10010010011110011010010	819999	10101010010100011010010
369999	00010010011110011010010	829999	00111100100100011010010
379999	10010010011110011010010	839999	10101010010100011010010
389999	00010010011110011010010	849999	00111100100100011010011
399999	10010010011110011010010	859999	00111100100100011010010
409999	00010010011010011010010	869999	00001100100100011010010
419999	10010010011010011010010	879999	10011100100100011010010
429999	00010010011010011010010	889999	00001100100100011010011
439999	10010010011010011010010	899999	10011100100100011010010
449999	00000010011010011010010	909999	00001100100100011010010
459999	100000010011010011010010	919999	10001100100100011010010
469999	00000010011010011010010	929999	00001100100100011010011
479999	100000010011010011010010	939999	10000100100100011010010
489999	00000010011010011010010	949999	00000100100100011010010
499999	100000010011010011010010	959999	00000100100100011010010
509999	000000110011010011010010	969999	00000100100100011010011
519999	1000000110011010011010010	979999	10000100100100011010010
		989999	000000100100011010010
		999999	100000100100011010011

FIGURE 23: OUTPUT FROM AMCCSIMFMT

When the AMCCSIMFMT program is complete, execute AMCCVRC, the AMCC Vector Rules Checker. This program operates on the AMCCSIMFMT output file. All VRC errors must be removed before submission. Create a signal analysis file using TEC and then call AMCCVRC by typing

AMCCVRC

and responding to the prompts.

AMCCVRC is also called by the Super-Shell:

RUN_AMCC
6

Sample session for AMCCVRC:

```
TEC signal_control_file_name
    {edit}           (create signal
                           analysis file)
{ENTER}EXIT{EXECUTE}
AMCCVRC
ERC/CIRCUIT.SDI   (netlist - subdirectory)
AMCCSIMFMT_file_name
    {select test or tests}
signal_control_file   (for race test)
```

AMCCVRC is only run against the maximum worst-case sampled functional simulation output. It produces AMCCVRC.LST and must be error-free for submission. Note: RESET, SET will usually generate Vector SSO errors that can be documented for what they are. These are the only allowed "errors". Consult AMCC if you have others.

After the logic has been verified via the functional simulation, run the at-speed simulation. This will require a smaller VIEW step than was used with the functional simulation to pick up the resolution. The timing step should reflect the speed at which the circuit will be operated (hence the term "at-speed" simulation). The simulation should be run at the Maximum specified operating frequency.

The "at-speed" simulation is used to check timing. At-speed simulation can be performed with either DLS or DTV. Using DTV allows an uncertainty range analysis. (Verify if DTV is operational on your system before scheduling its use in the design process.)

If the resolution of the waveform is good enough, the T and {ENTER} keys can be used to find the propagation delay between two edges when a waveform is on the screen. Put the cursor on one and strike T . Put the cursor on

APPLICATION NOTE 1.DNIX
DESIGN METHODOLOGY - DAISY (Q5000 EXAMPLE)

(809)

the other and strike {ENTER}. The time will be displayed.

Note: AMCC requires sampled (uniform step) vectors for functional, at-speed and AC test simulations and requires PRINT_ON_CHANGE results for at-speed and AC Test. The designer should refer to Section 4, Vector Submission Rules and Guidelines for further information on vector requirements.

Date: 20 SEP 88 12:12 File: RUN_DLS

```
DLS <<!  
GET DLS_FMT  
VIEW 9999 10000  
RUN 1030000  
QUIT  
N  
!
```

Date: 20 SEP 88 12:12 File: RUN_ASDLS

```
DLS <<!  
GET DLS_FMT  
VIEW 499 500  
RUN 50000  
QUIT  
N  
!
```

FIGURE 24

PARAMETRIC TESTS

This circuit was constructed with a gate tree to allow the development of a parametric vector set using the preferred AMCC methodology. The SOM control file previously created for the function vectors can be copied into a new area (PARAMETER.SING was used as the file name) and the signal generators edited to allow one and only one input at a time to switch from "1" to "0" and back to "1".

Because the usued output on the input macro was used, the input signal is inverted. The logic gate used requires all input signals start at "1". The output "PARAM" starts at "0" and switches with each change. All inputs are exercised, including clock, reset and enables, if any.

The output format for the simulation output file is the same as for the functional simulation output file. The sampling is the same as for the functional simulation (100ns).

Figures A-20 and A-21 in Appendix A show the control file and the AMCCSIMFMT output file. The output file is SIMFMTPR.01

The simulation was run using the commands:

```
RUN_SOM PARAMETER.SING FNTMIL.DSY
DLS
GET FMT
VIEW 9999 10000
RUN 450000
QUIT
N
AMCCSIMFMT
FUNCTION.VLAF
SIMFMTPR.01
1
Y
22
TYPE SIMFMTPR.01 > /DEV/LP -HEA
```

THE BEST APPROACH (FLAT DESIGN) :

1. Capture page or pages

- Run DANCE on each page after proceeding to the next page - use a window
DANCE n -M3
- Check individual pages as they run and correct errors and rerun DANCE
TYPE n.DFR in a window
- When enough captured (the critical path, other areas of concern, etc.), then run DRINK
DRINK -M3
- NOTE: NOT ALL DANCE ERRORS MUST BE REMOVED FOR DRINK TO RUN SO BE CERTAIN ALL n.DFR FILES ARE 2 ERRORS ONLY (THE BORDER ERRORS)
- NOTE: NOT ALL DRINK ERRORS MUST BE REMOVED FOR ERCS TO RUN

2. When DANCE and DRINK are error free or as you want them (partial circuits will still have errors) then run individual shells (on a large circuit this is faster):

RUN_AGIF
RUN_ERC
RUN_ANN

- Use TEC to add comments to FNTMIL.DSY or FNTCOM.DSY as well as FNTMIN.DSY

3. Now run the super-shell:
RUN_AMCC
and select "3" SIFT
Answer the prompts
4. Step 3 leaves you in TEC so edit the SOM_MCF.SING file and create any data file needed
5. Run or continue to run the super shell:
RUN_AMCC
and select "4" SOM
Answer the prompts
6. Exit the shell and run DLS or DTV
7. Run AMCCSIMFMT
8. Use TEC to create the signal analysis file
9. Run AMCCVRC

Application Note 1.DNIX

Introduction to the DAISY

(809)

Table of Contents	3
Introduction	5
DED (DED I steps in graphic capture).....	6
DANCE	22
DRINK	24
RUN_AMCC	24
RUN_DD	24
RUN_AGIF	25
RUN_ERC, AMCCERC	25
RUN_ANN, AMCCANN	26
RUN_SIFT	33
SING, FMT_CSD.SING	34
SOM_MCF.SING (simulation control)	36
RUN_SOM	38
DLS	38
AMCCSIMFMT	41
AMCCVRC	52
Sample RUN_DLS (user-created)	53
Parametric Tests	54
Best Approach to Running the DAISY	55
Appendix A Circuit Transcript	A-1

Figures:

Figure 1: 1.DRAW for 16:1 MUX (Q5000T)	14
Figure 2: 2.DRAW for 16:1 MUX	15
Figure 3: 3.DRAW for 16:1 MUX	17
Figure 4: 4.DRAW for 16:1 MUX; thermal diodes	18
Figure 5: 4.DRAW for 16:1 MUX; gate tree	19
Figure 6: Screen transcript	20
Figure 7: RUN_DD, DANCE.ERR, DRINK.ERR	23
Figure 8: Running AMCCANN (preliminary version of the release shown) ..	27
Figure 9: AMCCPKG.LST (partial)	31
Figure 10: FMT_SCD.SING file	35
Figure 11: SOM_MCF.SING - unedited	37
Figure 12: RUN_SOM screen transcript	39
Figure 13: End of screen transcript	40
Figure 14: DLS Format window	42
Figure 15: Edited Format window - HEX	43
Figure 16: DLS Mode window - unedited	44
Figure 17: DLS Mode window - edited for MAX ..	45
Figure 18: DLS Wave window - HEX	46
Figure 19: DLS List window - HEX	47
Figure 20: Partial Saved LIST file	48
Figure 21: Output VLAIF file FUNCTION.VLAF ...	49
Figure 22: AMCCSIMFMT transcript	50
Figure 23: FUNCTION.VEC file from AMCCSIMFMT .	51
Figure 24: RUN_DLS, RUN_ASDLS sample scripts .	53

INTRODUCTION TO THE DAISY
Q5000 16:1 MUX MIXED MODE EXAMPLE

The following provides a simple introduction to design with the AMCC Q5000 Series Logic Array on a DAISY EWS (Engineering Workstation) under the DNIX operating system, using the DED character graphics editor or DED2 character graphics editor. The problem is to design a 16:1 MUX which has TTL input and ECL output with a single +5V power supply. This requires the use of the TTL and ECL sections of the Q5000 macro library. The output is to pass through a D flip/flop. A parametric test gate tree has been added, along with extra power and ground and two thermal diodes.

The circuit selected demonstrates: 1) the use of mixed-mode +5V ECL/TTL I/O; 2) the use of the ECL output with a latch; 3) proper naming of wires and macros; 4) the use of extensive notes on the drawing page to document the design; 5) the use of the FOD fan-out derating net parameter; 6) the use of the SWGROUP switch group macro parameter; 7) the chip macro parameters; and 8) the logic required for the optional parametric test vectors. This is a flat design.

Logging in requires a user-name and may require a password. The AMCC seminar students use:

```
USER: CLASS
CLASS>
```

CLASS> is the prompt for all actions at the command level, set in the AMCC supplied loginfile.

If the /USER/CLASS user directory is not programmed, the system will come up at the top of the tree, i.e., at /, with a message to that effect. The user must make a directory:

```
MKDIR /USER/CLASS
```

and then change to it:

```
CD /USER/CLASS
```

From there, copy in an existing loginfile from another directory, if available:

```
COPY /NET/D_a/USER/CLASS/loginfile TO .
```

If none is available, use the text editor and create your own, for example:

```
TEC loginfile
%SUBMIT /AMCC/Qnnn_LIBS/QnnnnSETUP
... and whatever else you want
```

there may be a networked datapath that
needs to be in here - see your system
manager

Activate the loginfile by logging off and logging back on or by:

```
%SUBMIT loginfile
```

Always verify that: 1) you are in the correct directory, in the correct current context; and 2) that the correct library has been referenced in the loginfile. There is another way to do this but it sometimes has problems.

Before starting schematic capture, any EWS user should make two checks: 1) that there is sufficient space for a new circuit (space on the hard disk); and 2) that the directory area to be used is either empty or loaded with known files. Check on the system disk memory available by typing:

SPACE

Display an inventory of the directory by typing one of these commands (there are other options):

```
INV . -S           [ S for sorted ]
INV . -L           [ L for long ]
INV /USER/CLASS -L -DE    [ DE for deep nest ]
```

The loginfile at AMCC is currently preprogrammed to select the Q5000 library, as shown above. (Other libraries may be used by altering the loginfile to reflect that library.) AMCC provides preprogrammed shell scripts. The users may choose to add/modify/delete shell scripts at their own location on their own systems at any time - move them to another directory first! Beginners should stay with the provided shell scripts until they understand the actual commands.

Following selection of the library, and the rest of the "housekeeping", the drawing editor DED is invoked by typing:

DED1: DED 1	[DED n]	DED I
DED2: DED2 1	[DED2 n]	DED II

See the DAISY DED II introduction booklet for the comparable DED2 commands. DED1 will be operable under DNIX 5.02 but the user should begin to switch to the new editor in preparation for the ACE system. This application note was written for DED1.

As soon as the editor is ready, a blank page is presented (if there is no page 1.DRAW already in the directory). For a new page, a border should be placed on the page and edited.

When beginning a multiple-page drawing, plan ahead. If a page will not be created by replicating an existing page, it will always start with a border. Create several blank pages by copying a page with a border, comments, etc. into several page files.

A border is placed one grid point up diagonally from the lower left corner. For any circuit, the border is: /AMCCPAGEB and is a component in the library. If the cursor is positioned, type:

DED1: CO /AMCCPAGEB{EXTRACT}...{EXECUTE}

The page should be given a unique six-character alphabetic name (such as PAGE1), and then notes should be added in the lower right-hand block to document the date, page number, drawn by and a description of what is on the page. Multiple notes are created by {EXTRACT}ing notes from other notes. Multiple names are not allowed but {EXTRACT} can be used to make a copy of a name.

Name:

DED1: NA {SELECT}name{DEF}{PLACE}...{EXECUTE}
DED1: NA {EXTRACT}{PLACE}...{EXECUTE}

This last version copies the same name from one place to another.

Note:

DED1: NOT {SELECT}any text{DEF}{PLACE}...{EXECUTE}
DED1: NOT {EXTRACT}any text{DEF}{PLACE}...{EXECUTE}
DED1: NOT {EXTRACT}{PLACE}...{EXECUTE}

This last version copies the same note from one place to another.

A name or a note is deleted by opening the command through {SELECT} and then typing D{MACRO}EXECUTE}. A name or note is edited by opening the command through {SELECT}, typing the new name or text and then typing {DEF}{PLACE}{EXECUTE}.

The body of the drawing itself is then created by first fetching the basic macros and positioning them on the page. Use a paper sketch to design the initial layout for a circuit, to minimize wasted partial macros, minimize cross-overs, clarify where replication of macros, blocks and pages will save design entry time, and to identify the macros that will be used. (Don't do seat-of-the-pants design at the screen! It leads to frustration and error. Plan ahead.)

For a new design, the first macro on page one should be a chip macro. Once it is properly parameterized, this macro will characterize the array as to its grade (military or commercial), its power supply, the type of ECL (10K or 100K) and power supply, and identify the product with a unique name and number. Parameters are added with a simplified form of the PARAMETER command.

For this design, the chip macro is Q5000TTTL10K (this design fits into a Q1300T).

DED1: CO /Q5000TTTL10K{EXTRACT}{PLACE}...{EXECUTE}

Three parameters need to be attached to the chip macro, PRODUCT_NAME, DEVICE_NUMBER, PRODUCT_GRADE. A fourth, POWER_SUPPLY, does not apply to the I/O mode chosen (TTL10K is a single power-supply of +5V only). Position the cursor on the first of these parameters, located in the lower left side of the macro symbol, and type:

DED1: PARA {SELECT}param-value{DEF}{PLACE}...{EXECUTE}

The {PLACE} can be skipped if you positioned on the first character of the parameter name on the graphic symbol. Repeat for all of the parameters listed on the chip macro.

The value possible for PRODUCT_GRADE is either MIL or COM. The default power supplies are listed on the chip macro. The only time the POWER_SUPPLY may be altered is for the STD ECL circuits, or MIXED ECL/TTL, where 5VREF, STD4 (-4.5V) or STD5 (-5.2V) can be specified. AMCC customer service assigns the PRODUCT_NAME and DEVICE_NUMBER.

Regardless of technology, the input pins on a chip macro are tied to global ground.

If the pin is a power pin (VCC), aim the wire up. If the pin is a ground pin, aim the wire down. The EWS and the software does not care - this is a human readable convention. The output of the chip macro is wired to a terminator or it is wired to a page connector. For this design the terminator is used. Use /LWTERM and connect

it to the macro output pin with a wire. Do not allow the pins of any two macros to touch as the system may reboot and you will loose the page.

Add any extra power or ground macros desired. For all AMCC Series arrays, the extra power and ground macros are ITPWR, ITGND and IEVCC. Regardless of technology, the extra power and ground macros, like the chip macros, have all input pins tied to GND. Draw a wire out and down and name the wire GND.

For the VCC or ITPWR pins, the wire is drawn up by convention. (IEVCC is a power pin in a +5V REF ECL system.) The output of the power or ground macro is terminated.

The basic wire command is:

W {MARK}...{EXECUTE}

Use {MARK} to draw bends. Using {MARK} twice without moving will cause DAISY to try to straighten out the wire. A partial wire requires specific connection steps before it can be picked up and continued. Dot-connects are formed by anding one wire on top of another (not at the end). There are on-page connectors that allow a cumbersome wire to be "broken" on a page. These should be used with care to avoid unintelligible drawings.

Refer to the DED command summary for further wiring instruction. DED2 mouse wiring operations are sometimes preferable. Any design begun in DED2 can switch back and forth between editors without leaving the DED environment. Any drawing begun in DED1 may be invoked from DED2.

Name the macros, including the chip macro (CHIP00). Power and ground macros have a naming convention as do static drivers. Try to follow AMCC naming conventions.

As an aid to debug and to avoid duplicate names which can be catastrophic, put the page number into the macro names. MX0000 on page four would become MX4000.

Proceed to the second drawing page by typing:

DED1: {NEXT}{EXECUTE}Y{EXECUTE}

Bring up a border on the new page, name and note it and begin to capture the schematic. To save time, when a border is brought up and commented for page one, copy it (use the SAVE command) to all following pages (SAVE 2, SAVE 3, SAVE 4, etc.).

All interface and logic Macros are components and are called by:

DED1: CO /macro name{EXTRACT}{PLACE}...{EXECUTE}

The 2{ZOOM} feature allows the entire drawing page to be seen and is a great assist in initial page layout. It will not detail the macros and you cannot wire while in 2{ZOOM}. (You can, but it won't be right.) Return to 1{ZOOM} or one step beyond (1{ZOOM}{ZOOM}) to do the wiring. Use the {VIDEO GRID} key to obtain a dotted background but turn it off (it is a toggle) when doing printout. Changing pages will reset ZOOM to the original 1{ZOOM} setting.

Use the {REDRAW} key to reconnect the displayed lines after names, notes and moves. What is on the screen is what is plotted. You can plot 1{ZOOM} and even higher - higher will provide interesting artwork but it will not be valid as a circuit schematic.

Following macro placement, the page and chip connectors and terminators are added. After these, the wires are added, and then the wires and macros are named and notes are added.

The DAISY connector names are decoded as:

R	right	L	left
W	wire	B	bundle or bus
H	hierarchical	P	page
I	input	O	output
CON	connector		
PI	page in	IP	intrapage

There are page-to-page connectors (/RWPICON, /RWPOCON), bundled wire connectors (/RBHICON, /RBHOCON, /RBPICON, /RBPOCON), and bidirectional connectors (/RWPBCON, /RWHBCON, /RBPBCON, /RBHBCON). There are others.

The DAISY library also provides the terminators /LWTTERM, /RWTERM, /UWTERM and /DWTERM. Other terminators, for bundles, bidirectionals, etc., also exist. Avoid using /UWTERM and /DWTERM since they resemble the ground symbol and this is visually confusing. Terminators are added by first fetching them from the library, and then wiring the terminator to the desired wire stub. Treat terminators as components, except for the fact they need not be named.

Wires are used to tie unused macro inputs to global ground. A wire is added to the input pin and drawn out and down. It is named GND and the symbol appears in place of the name. (Same as for the chip macro.)

DED1: NA {SELECT}GND{DEF}{PLACE}{EXECUTE}

Bundles are useful to route bundles of wires. The BU command is used in place of W in the routing of the bundle. Instead of a name, give a bundle a contents parameter (/CONTS) that contains the identification of what is in the bundle. There is a 64 character limit on the value of the /CONTS parameter. The /CONTS parameter is assigned by the full PARAMETER command:

PARA {SELECT}/CONTS{EXTRACT}xxxx{DEF}{PLACE}...{EXECUTE}

Wires coming from a bundle are individually named. DAT0, DAT1, ABUS12 are wires to the bundle with the /CONTS parameter DAT(0:15),ABUS(0:12).

All macros should be named in a flat design or in a hierarchy non-nested design, and all off-chip and off-page connections must be named. Internal wires may be named if you will be interested in them during debug of the design. Internal wires that MUST be named are the enable signals into 3-state output macros or bidirectional macros.

Internal wires (nets) in critical paths must be named or the default name must be made visible (via NA {SELECT}{PLACE}...{EXECUTE}) on the schematic. This is for use in Front- and Back-Annotation analysis. If you are going to take the trouble to make it visible - change its name! It takes little additional effort and speeds the design analysis process. Naming an internal signal allows it to be easily placed in the FMT file for wave and list display later on. Any signal that might help a debug problem should be named.

Hint: since the Front-Annotation file sorts the net names, begin all nets in a critical path with the same first three letters. The nets will sort near each other, making analysis easier. A full Q5000 design could easily have 900 nets.

The macro naming rules are by AMCC convention (see the EWS Schematic Rules and Conventions) including Lxxx for a latch, Bxxx for a buffer, Mxxx for a MUX, Dxxx for a driver, and so on. Macro instance names should be 1 to 6 characters long. Wire names should be 1 to 8 characters long, and should follow AMCC rules (alphabetic only); no special characters. All names should be meaningful, which implies at least 3 characters. Names can begin with a number or a letter. As mentioned before, AMCC recommends that one character of the name be reserved for page identification to avoid interpage name duplication.

The rules are also designed to help avoid using a pin-name or other confusing names. They are designed to allow ease of transfer between various support programs. All names must be unique on a page and for the design.

For example, if AOUT appears on page 1.DRAW, it can only appear on page 1.DRAW one time as a chip/page input or chip/page output. A name can be extracted to appear somewhere else along the same wire or wirenet. A name can appear on several intrapage connectors (same-page connector - used to break a long wire for visual clarity). Each time the same wire name appears it is attached to the wire-net with that name.

The positioning of the wire names for on- and off-chip connectors: The names are attached to the wires but placed to the left of the input (/RWHICON) connectors and to the right of the output (/RWHOCON) connectors, or placed just above the wires.

All DAISY components may be rotated. AMCC prefers that rotation not be used since AMCC may run a graphic UPDATE of all submitted schematics against the in-house working library to verify the data. UPDATE does not rotate but puts the macros on the page in unrotated form, breaking connections and destroying the page. Structured design flow is left to right across the page and this flow should be maintained.

At any time during the creation of the drawing page, the page may be saved by typing:

DED1: SAVE {EXECUTE}
DED1: SAVE n {EXECUTE} [where n is a digit]

Perform SAVE once every 15-20 minutes or when a complex structure has been entered or edited.

The use of "SAVE" with a file reference (usually a number for an n.DRAW page) allows pages to be copied while in the editor.

At any time during the creation of the drawing page the page may be plotted by typing:

PL {EXECUTE}. <--- direct connect
PL /NET/D_n{MACRO}{EXECUTE} <---- thru another

The second version is for plotting through another ETHERNET node at AMCC.

If there are no more pages or the page is complete or the user is interrupted, then DED is exited by:

DED1: EXIT {EXECUTE} save
DED1: QUIT {EXECUTE} do not save

The use of "QUIT" instead of "EXIT" will cause the current workspace page to be lost and the contents of the hard disk file will remain unchanged. If a file has been SAVED then a QUIT is reasonable; or if an edit session has been abortive, then QUIT is preferred. QUIT will prompt the user to verify that drawing page edits are to be discarded.

Use of the menu and the mouse. Type the blue button to find the menus and select "WINDOW MANAGER".

Use the blue button to select "Plot Screen". Do not use "Plot Window". By toggling the yellow button twice, the entire screen is plotted. The yellow button can also be used to block out that part of the screen that is desired and a partial plot made.

Other selections available are "Shell Window". A shell window can be opened by {SHIFT}{ZOOM}. After use, it is deleted by {CTL}{E}. The cursor must be in the window for the command line to function.

Flip a window backward and forward in the window stack by selecting the yellow button on the banner for the window.

The use of multiple windows will slow down the system due to overhead. Limit the windows to two and use no sub windows when running simulation. To speed simulation, some users turn off NCP (sign off the net).

The next pages show the circuit created, a 16:1 MUX with two thermal diodes and with a gate-tree to allow parametric testing. The parametric tree inputs were taken from the unused pins on the input macros (all were YN), allowing the testing logic to be added without adding time delay to the actual function. This may not always be possible.

The parametric logic will need to be tested with functional vectors - the sample shown herein is 100% fault-coverage of the function but not necessarily of the test logic. Any expansion of the vector set needed to fault-cover the gate tree is left as a student exercise.






FIGURE 1




FIGURE 2




FIGURE 2 CONTINUED




FIGURE 3





FIGURE 4




FIGURE 5

```

DED> '(MACRO) >>
DED> NOTE %S %R .SY%2D %P %L >>
DED> (EXECUTE) !!
DED> REDRAW !!
DED> NOTE >> (EXTRACT) >>804 (DEFINE) >> (PLACE) >> (EXECUTE) !!
DED> PLOT >> (EXECUTE) !!
The screen will be rasterized and plotted.
1. plot strip(s) will be produced. Please relax...
DED> NEXT >> (EXECUTE) !! You are leaving a modified page. Do you wish to save it? Y

SAVED '/USER/CLASS/MUX16/3.DRAW
DED> COMPONENT >> /AMCOPAGEB (EXTRACT) >> (EXECUTE) !!
DED> NOTE >> (SELECT) >> (PLACE) >> (EXECUTE) !!
DED> NOTE >> (EXTRACT) >>THERMAL DIODES FOR THE (DEFINE) >> (PLACE) >> (EXECUTE) !!
DED> NOTE >> (EXTRACT) >>SAMPLE CIRCUIT (DEFINE) >> (PLACE) >> (EXECUTE) !!
DED> NOTE >> (EXTRACT) >>(FOR REFERENCE) (DEFINE) >> (PLACE) >> (EXECUTE) !!
DED> NOTE >> (EXTRACT) >>DEW (DEFINE) >> (PLACE) >> (EXECUTE) !!
DED> NOTE >> (EXTRACT) >>804 (DEFINE) >> (PLACE) >> (EXECUTE) !!
DED> REDRAW !!
DED> PLOT >> (EXECUTE) !!
The screen will be rasterized and plotted.
1. plot strip(s) will be produced. Please relax...
DED> NEXT >> (EXECUTE) !! You are leaving a modified page. Do you wish to save it? Y

SAVED '/USER/CLASS/MUX16/4.DRAW
DED> QUIT >>
Begin squeeze of drawing page - End squeeze
Begin compress of components on drawing page library - End compress
(EXECUTE) !!

```

FIGURE 6
AFTER DED - LOG OF ACTIONS ON THE SCREEN

To copy drawing pages when outside of one of the DED editors, copy one page to another by:

COPY filename TO filename

When inside any DED editor simply save the page:

SAVE n {RETURN}

Initialize a floppy by:

INITDISK -DEMO ONLY IF NOT INITIALIZED
(or you are wiping the file)

Use an initialized or previously used floppy by:

MOUNT /F ALWAYS MOUNT THE FLOPPY

Note: Never delete the /F directory. If you do not mount a floppy before executing a copy command where /F is the destination, the file(s) are put on the main hard disk in the /F directory. Do not erase /F if you do not know what is in the directory (if the files are not your own).

Erase the /TEMP directory contents periodically. These are created during print or plot. These files are DAISY software temp files. A large /TEMP directory can cause system failures.

COPY 1.DRAW TO /F WHATEVER
or COPY 1.DRAW TO /F -B
COPY /F/* to . -B -DE reloading from floppy
COPY * TO /F overkill; gets BAK, etc.
COPY * TO /F -B -DE
DIS WHEN DONE, DISMOUNT

Note: Backup copies of drawings should be kept on a floppy disk or tape. Make a back-up everyday. Keeping copies on the disk in another directory will slow down the system and waste memory. If there is a hard disk failure, you would loose both directories anyway. If you are working at the AMCC design center, ask about storage on the EAGLE hard disk.

Do not leave a floppy on-line during execution. Mount it, use it and dismount. Floppy drives are shared drives at AMCC.

The circuit shown in Figure 1 is flat (all pages in one directory area, no design tree), is not nested, has no parameterized components other than the chip macro, and does not use bundles, blocks or cells, although these features are available on the DAISY. It is a simple design suitable for instructional use.

Hierarchical design rules are covered in Application Note 2. Nested design rules are covered in Application Note 3.

When setting up the floppy, use a master index to keep track of what has been saved. One trick that AMCC likes you to use is the creation of a master index for your design files by typing:

```
INV /F -S -L -DE > /F/INDEX.INV
```

The file INDEX.INV contains a complete inventory of what has been stored on the floppy. The first execution creates an empty INDEX.INV file. You can also do this within a directory as a means of indexing that directory.

The next step is to DANCE the design (DAISY Network Connectivity Extractor). All pages in a design may be DANCED at once or they may be processed individually. Call DANCE by:

DANCE	one page
DANCE -M3 -T	all pages, tree, individual short reports
DANCE -M3 -T -N	all pages, nested mode,
DANCE -M3 -T -ERR	concatenated reports

M3 is a message level, and is usually sufficiently detailed. You can change from M3 to M5 for more detail, or to M1 for less. DANCE will flag errors to the screen and to files x.DFR. The files n.DFR will be produced for this circuit for the first three versions of the command; file ERR.DFR will be produced by the concatenated request. By omitting R, the report will only contain error messages. This is preferred to keep memory usage down.

TYPE 1.DFR	use {OUTPUT CONTROL} to read
TYPE 1.DFR > /DEV/LP	to line printer (plotter)
TYPE 1.DFR > /NET/D_a/DEV/LP	plot through AMCC remote node to plotter
TYPE ERR.DFR	concatenated report
TYPE ERR.DFR > /DEV/LP -HEA	type with header

Use this last option (-HEA) with TYPE to keep a header on all outputs. It saves time during submission assembly.

Whenever there is a question about a DAISY command, use HELP and select the command you need help with. Figure 2 shows the screen during the HELP command with the system uppercase command TYPE selected for explanation.

CLASS> RUN_DD

***** RUNNING DANCE -T -N -ERR -M3 *****

***** DANCE OK !!!!! *****

***** RUNNING DRINK -T -M3 *****

***** DRINK OK !!!!! *****

Date: 25 MAY 86 08:44 File: DANCE.ERR

LOGICIAN DANCE VERSION V5.02.02

DANCE : BEGIN BLOCK /USER/CLASS/MUX16
DANCE : BEGIN PAGE 1
DANCE : EXTRACTING PRIMITIVES
DANCE : COMPILING PRIMITIVES
DANCE : COMPILING CONNECTIVITY
DANCE : GENERATING LISTINGS
DANCE : END PAGE. 2 ERRORS FLAGGED. HIGHEST SEVERITY WAS 0.
DANCE : BEGIN PAGE 2.DRAW
DANCE : EXTRACTING PRIMITIVES
DANCE : COMPILING PRIMITIVES
DANCE : COMPILING CONNECTIVITY
DANCE : GENERATING LISTINGS
DANCE : END PAGE. 2 ERRORS FLAGGED. HIGHEST SEVERITY WAS 0.
DANCE : BEGIN PAGE 3.DRAW
DANCE : EXTRACTING PRIMITIVES
DANCE : COMPILING PRIMITIVES
DANCE : COMPILING CONNECTIVITY
DANCE : GENERATING LISTINGS
DANCE : END PAGE. 2 ERRORS FLAGGED. HIGHEST SEVERITY WAS 0.
DANCE : BEGIN PAGE 4.DRAW
DANCE : EXTRACTING PRIMITIVES
DANCE : COMPILING PRIMITIVES
DANCE : COMPILING CONNECTIVITY
DANCE : GENERATING LISTINGS
DANCE : END PAGE. 2 ERRORS FLAGGED. HIGHEST SEVERITY WAS 0.
DANCE : END BLOCK

DANCE COMPLETE: 4 PAGES FLAGGED. HIGHEST SEVERITY WAS 0

Date: 25 MAY 86 08:44 File: DRINK.ERR

LOGICIAN DRINK VERSION V5.02.02

DRINK: BEGIN COMPLETE LINK
DRINK: TRAVERSING TREE
DRINK: BEGIN BLOCK /USER/CLASS/MUX16
DRINK: COLLECTING RECORDS
DRINK: PROCESSING BLOCK DATA
DRINK: END BLOCK 0 ERRORS FLAGGED. HIGHEST SEVERITY WAS 0.
DRINK: PROCESSING TREE DATA
DRINK: LINKING ENTRIES
DRINK: BLOCK TAB LOADED
DRINK: PAGE TAB LOADED
DRINK: RESERVING MAP
DRINK: SORTING RECORDS
DRINK: MERGING RECORDS

DRINK COMPLETE: 0 BLOCKS FLAGGED. HIGHEST SEVERITY WAS 0

FIGURE 7: RUN_DD, DANCE.ERR, DRINK.ERR

DANCE can be executed for one drawing page as the next is being edited. Move off the page to be danced, open a shell window and execute the DANCE command for the completed page. This is a preferred way of working since commonly made errors that DANCE could catch are detected early before they become ingrained bad habits. Anytime an individual page is edited, it can be re-DANCED by itself.

If DANCE does not produce any errors, the next step is to run DRINK (DAISY Resolving Linker). DANCE acts as a compiler, while DRINK acts as the corresponding linker. DRINK is run against the entire circuit. (There are sophisticated alternatives for update mode that will not be covered here.) Call it by:

DRINK short error-only report
DRINK -T -M3 -E3 messages to the screen

If there are errors in file TREE.DFR then you must return to DED to the page or pages flagged and make the corrections. The page(s) must repass through DED, DANCE and DRINK until there are no errors. Note: DRINK can be executed on a partial circuit; DAISY will simulate a partial circuit, MacroMatrix will execute on a partial circuit. A design cannot be SUBMITTED until all errors are removed.

DANCE and DRINK both can be executed by typing the shell execution command:

RUN_DD (recommended)
 (part of Super-Shell)

RUN_DD will produce DANCE.ERR (a concatenated report of all pages) and DRINK.ERR (same as TREE.DFR). Scan DANCE.ERR before proceeding with the ERCs and other software. There should be two errors per page (the border has no pins and is not connected to anything - a pinless macro). If more than two errors, go fix the page. (Note: The Super Shell will continue to execute with level 0 errors - it currently only halts on level 1 errors.)

If this process has been done before and you think all errors are removed, or you want to fire off processes while you do something else, call the AMCC super-shell and run DANCE, DRINK, AGIF, and ERC.

RUN_AMCC (The Super-Shell)
1

If there are no errors from DRINK, and you have not run the Super-Shell, run the netlist transfer file generation software by first executing:

RUN_AGIF (part of Super-Shell)

This routine changes the DAISY-produced netlist into the AMCC generic interface format file (AGIF) (using SING) that will be transmitted to the VAX for layout and other software access. It will also create files in a new sub-directory /ERC.

The principal file that is created is CIRCUIT.SDI, the AMCC-formatted netlist. This file is a design-submission file. It is an input file for: ERCs, Front-, Intermediate- and Back-Annotation, AMCCSIMFMT, AMCCVRC, place and route, LASAR6 simulation and fault-grading and the tester programs. Do not type this file out - it is very large and is encoded.

The AMCC ERC (Engineering Rules Check) software must be run before proceeding with DAISY simulation. The DAISY system doesn't care about this (it is a parallel process) but you should. Why waste time performing and evaluating simulations when there are fundamental interconnection or population errors in the design? Running the ERCs first saves design time.

The ERC software is system-resident and is executed by moving down to the ERC subdirectory created by RUN_AGIF and typing:

AMCCERC (need to change directory)

The AMCC shell script RUN_ERC can be run without moving down to the ERC subdirectory. RUN_ERC calls AMCCERC.

RUN_ERC (part of Super-Shell)
(preferred execution)

The AMCC ERC program is a set of routines that will flag various errors such as fan-out exceeded, unconnected pins, improper wire-ORs, invalid names, grounded outputs, duplicate names, and other similar errors. Type out the reports to the screen by:

```
TYPE ERC/AMCCERC.LST
TYPE ERC/AMCCIO.LST
TYPE ERC/AMCCXREF.LST
```

If there are ERC-flagged errors, you must return to DED to fix the pages flagged. This is one reason why individual steps might be more efficient than the Super-Shell for the first pass through the drawing.

Before the next step can be run, the changed pages must be re-DANCED, the circuit re-DRINKed, SING-TO AGIF rerun

and ERC re-executed with no errors. Any time an error is found, the process must be restarted. The ERC software should pick up most of the more commonly encountered oversights and slips made in a design schematic capture.

The ERCs assume that catastrophic DANCE and DRINK errors are removed. If there is an incorrect pin-wire interconnect (contact not really made) it can survive the ERCs but fail in simulation. Unless you are running a partial circuit, always remove DANCE and DRINK errors BEFORE running ERCs. If you are running a partial circuit, remove those errors pertinent to the pages that are captured.

After the ERC software is executed without error, execute the Front-Annotation software while in the /ERC subdirectory by typing:

AMCCANN (need to change directory)

Again, the AMCC shell script RUN_ANN can be run without moving to the ERC subdirectory.

RUN_ANN

Or by using the Super-Shell


RUN_AMCC (part of Super-Shell)
2 (preferred execution)

In the delay files produced, each net is identified by name (user-defined or default) and is followed by six numbers representing the min, typ and max net delay for both rising and falling edges. Only one file is referenced in the simulation at one time. These Front-Annotation delay files provide the internal net interconnect delays due to fan-out, wire-ORs and metal loading. The metal load delay is estimated.

The output net delays due to system and package pin capacitance loading is also computed. The program will prompt for a response which can be as simple as defaulting all values or as intricate as specifying different system and package capacitance loading for each of the primary output signals in the circuit. The package type selected determines the default values for the package pin capacitance.

The default system load is 15pF for TTL and 5pF for ECL. The output macros for the AMCC arrays in the Q14000, Q5000, Q20000 and future arrays are specified under no load.

D:\BIN\PASCAL\US\1n\Z\amccann\amccann CURRENT CONTEXT: /USER/CLAS
CLASS809> RUNAMCC



APPLIED MICRO CIRCUITS CORPORATION



- 1: Part One: Run DANCE, DRINK, AGIF and ERCs
- 2: Part Two: Run AMCCANN
- 3: Part Three: Run SIFT and SOMLMAKER
- 4: Part Four: Run SOM and TCAL
- 5: Part Five: Run AMCCSIMPMT
- 6: Part Six: Run AMCCURC
- 0: Exit Program:

Please Enter [0 - 6] : >2

***** RUNNING AMCCANN *****

Need to Edit Package Pin Data? (Y or N) ; >Y

AMCC Delay Annotation VERSION 3.30
Loading Netlist ...
Welcome to the output loading system.

- (0) Generate a report and exit.
 - (1) Change the package type.
 - (2) Edit the default package pin capacitance.
 - (3) Edit the default system capacitive load for TTL outputs.
 - (4) Edit the default system capacitive load for ECL outputs.
 - (5) Edit the system capacitive load for a specific pin or pins.
 - (6) Edit the package pin capacitance for a specific pin or pins.
 - (7) Edit the ECL Resistive Load for a specific pin or pins.
 - (8) Edit the Frequency for a specific pin or pins.
- Enter the number of the item you wish to perform: 1

Running AMCCANN

FIGURE 8

- MAIN-PASCAL>5 : b224PGA.CURRENT_CONTEXT>USER/CLASS/NUX16
- (2) Edit the default package pin capacitance.
 - (3) Edit the default system capacitive load for TTL outputs.
 - (4) Edit the default system capacitive load for ECL outputs.
 - (5) Edit the system capacitive load for a specific pin or pins.
 - (6) Edit the package pin capacitance for a specific pin or pins.
 - (7) Edit the ECL Resistive Load for a specific pin or pins.
 - (8) Edit the Frequency for a specific pin or pins.
- Enter the number of the item you wish to perform: 1
- 0) OTHER.
 - 1) 224 PGA cavity down
 - 2) 132 leaded chip carrier cavity up.
 - 3) 196 leaded chip carrier cavity down.
 - 4) 149 PGA cavity down.
 - 5) 149 PGA cavity up.
- Type the number of the package that this design will be using.
- 1
- 224-PGA-CD
- (0) Generate a report and exit.
 - (1) Change the package type.
 - (2) Edit the default package pin capacitance.
 - (3) Edit the default system capacitive load for TTL outputs.
 - (4) Edit the default system capacitive load for ECL outputs.
 - (5) Edit the system capacitive load for a specific pin or pins.
 - (6) Edit the package pin capacitance for a specific pin or pins.
 - (7) Edit the ECL Resistive Load for a specific pin or pins.
 - (8) Edit the Frequency for a specific pin or pins.
- Enter the number of the item you wish to perform: 2
- The current default value for package pin capacitance is 4.9 pF
- Enter <Retn> for no change or enter a new value:
- (0) Generate a report and exit.
 - (1) Change the package type.
 - (2) Edit the default package pin capacitance.
 - (3) Edit the default system capacitive load for TTL outputs.
 - (4) Edit the default system capacitive load for ECL outputs.
 - (5) Edit the system capacitive load for a specific pin or pins.
 - (6) Edit the package pin capacitance for a specific pin or pins.
 - (7) Edit the ECL Resistive Load for a specific pin or pins.
 - (8) Edit the Frequency for a specific pin or pins.
- Enter the number of the item you wish to perform: 3
- The current default value for TTL system capacitance is 1.5e+01 pF.
- Enter <Retn> for no change or enter a new value: 20
- (0) Generate a report and exit.
 - (1) Change the package type.
 - (2) Edit the default package pin capacitance.
 - (3) Edit the default system capacitive load for TTL outputs.
 - (4) Edit the default system capacitive load for ECL outputs.
 - (5) Edit the system capacitive load for a specific pin or pins.
 - (6) Edit the package pin capacitance for a specific pin or pins.
 - (7) Edit the ECL Resistive Load for a specific pin or pins.
 - (8) Edit the Frequency for a specific pin or pins.
- Enter the number of the item you wish to perform: 1

FIGURE 8 CONTINUED

(5) Edit the system capacitive load for a specific pin or pins.
(6) Edit the package pin capacitance for a specific pin or pins.
(7) Edit the ECL Resistive Load for a specific pin or pins.
(8) Edit the Frequency for a specific pin or pins.

Enter the number of the item you wish to perform: 4

The current default value for ECL system capacitance is 5.0 pf.

Enter <Retn> for no change or enter a new value: 6

(0) Generate a report and exit.
(1) Change the package type.
(2) Edit the default package pin capacitance.
(3) Edit the default system capacitive load for TTL outputs.
(4) Edit the default system capacitive load for ECL outputs.
(5) Edit the system capacitive load for a specific pin or pins.
(6) Edit the package pin capacitance for a specific pin or pins.
(7) Edit the ECL Resistive Load for a specific pin or pins.
(8) Edit the Frequency for a specific pin or pins.

Enter the number of the item you wish to perform: 5

OUT001 OUTC OUTE PARAM YOUTPT

Enter the signal name or signal names separated by spaces.

YOUTPT

Enter the new value (pf): 12

Enter the signal name or signal names separated by spaces.

(0) Generate a report and exit.
(1) Change the package type.
(2) Edit the default package pin capacitance.
(3) Edit the default system capacitive load for TTL outputs.
(4) Edit the default system capacitive load for ECL outputs.
(5) Edit the system capacitive load for a specific pin or pins.
(6) Edit the package pin capacitance for a specific pin or pins.
(7) Edit the ECL Resistive Load for a specific pin or pins.
(8) Edit the Frequency for a specific pin or pins.

Enter the number of the item you wish to perform: 6

OUT001 OUTC OUTE PARAM YOUTPT

Enter the signal name or signal names separated by spaces.

PARAM

Enter the new value (pf): 8

Enter the signal name or signal names separated by spaces.

(0) Generate a report and exit.
(1) Change the package type.
(2) Edit the default package pin capacitance.
(3) Edit the default system capacitive load for TTL outputs.
(4) Edit the default system capacitive load for ECL outputs.
(5) Edit the system capacitive load for a specific pin or pins.
(6) Edit the package pin capacitance for a specific pin or pins.
(7) Edit the ECL Resistive Load for a specific pin or pins.
(8) Edit the Frequency for a specific pin or pins.

Enter the number of the item you wish to perform: 1

FIGURE 8 CONTINUED

MW_PASCHL_V5.1.2 -> MW_PASCHL_V5.1.2 -> CURRENT_CONTEXT: /USER/CLASS/MUX1

- (6) Edit the package pin capacitance for a specific pin or pins.
- (7) Edit the ECL Resistive Load for a specific pin or pins.
- (8) Edit the Frequency for a specific pin or pins.

Enter the number of the item you wish to perform: 7 *ECL*

DAT0	DAT1	DAT10	DAT11	DAT12
DAT13	DAT14	DAT15	DAT2	DAT3
DAT4	DAT5	DAT6	DAT7	DAT8
DAT9	EXTCLK	EXTRST	IN001	OUT001
OUTC	OUTE	PARAM	SELCT0	SELCT1
SELCT2	SELCT3	YOUTPT		

Enter the signal name or signal names separated by spaces.
OUTC *A*

Enter the new value (Ohms): 50 *A*

Enter the signal name or signal names separated by spaces.

- (0) Generate a report and exit.

(1) Change the package type.

(2) Edit the default package pin capacitance.

(3) Edit the default system capacitive load for TTL outputs.

(4) Edit the default system capacitive load for ECL outputs.

(5) Edit the system capacitive load for a specific pin or pins.

(6) Edit the package pin capacitance for a specific pin or pins.

(7) Edit the ECL Resistive Load for a specific pin or pins.

(8) Edit the Frequency for a specific pin or pins.

Enter the number of the item you wish to perform: 8 *freq*

DAT0	DAT1	DAT10	DAT11	DAT12
DAT13	DAT14	DAT15	DAT2	DAT3
DAT4	DAT5	DAT6	DAT7	DAT8
DAT9	EXTCLK	EXTRST	IN001	OUT001
OUTC	OUTE	PARAM	SELCT0	SELCT1
SELCT2	SELCT3	YOUTPT		

Enter the signal name or signal names separated by spaces.

PARAM YOUTPT *A*

Enter the new value (MHz): 100 *A*

Enter the signal name or signal names separated by spaces.

- (0) Generate a report and exit.

(1) Change the package type.

(2) Edit the default package pin capacitance.

(3) Edit the default system capacitive load for TTL outputs.

(4) Edit the default system capacitive load for ECL outputs.

(5) Edit the system capacitive load for a specific pin or pins.

(6) Edit the package pin capacitance for a specific pin or pins.

(7) Edit the ECL Resistive Load for a specific pin or pins.

Enter the number of the item you wish to perform: *Ret>*

Exiting and writing AMCCPKG.LST. *Ret>*

Processing MIN Front Annotation Delay File ...

Processing NOM Front Annotation Delay File ...

FIGURE 8 CONTINUED

```

***** AMCC Output Loading System *****
Version 1.00
*****
NetLister version number = 7B8
SDI version number = 2.10
NetList generation date = 20 SEP 1988
NetList generation time = 9:58
Engineering workstation type = DAISY/DNIX
Engineering workstation Path name = /USER/CLASS/MUX16
Product Name = MUX16
Product Number = XXXX
Product Grade = MIL
EWS Library = 050000
EWS Library Rev = 8099
Macro Parameter family = Q50000
The ARRAY type = Q50000T
Chip Macro Name = Q50000TTTL10K
Circuit Family = Q50000
Circuit Technology = P
ECL Level = 1.0K

Package name = 224-PGA-CD
----- package selected

```

Item #	Signal Name	Instance Name	Macro Name	PAD	Freq MHz	ECL R	System Pf	Package Pf	Capacitance pf	Max Pf
1	1:DAT0	\$0001	IT11H						3.80	4.40
2	2:DAT0	\$0002	IT11H						6.0	4.40
3	3:DAT0	\$0011	IT11H						6.0	4.40
15	1:DAT8	\$0009	IT11H						5.0	3.80
16	1:DAT9	\$0010	IT11H						6.0	4.40
17	1:EXTCLK	\$0021	IE93						6.0	3.80
18	1:EXTRST	\$0022	IE93						6.0	4.40
19	1:IN001	\$100000	IE86						6.0	4.40
28	1:OUT001	\$000000	OE87						5.0	3.80
21	1:OUTC	\$0001	OE87						6.0	4.40
22	1:OUTE	\$000002	OE87						6.0	4.40
23	1:PARAM	\$000000	OE81						6.0	4.40
24	1:SELECT0	\$000219	IT11H						6.0	3.80
25	1:SELECT1	\$000119	IT11H						6.0	3.80
26	1:SELECT2	\$0018	IT11H						6.0	3.80
27	1:SELECT3	\$0017	IT11H						6.0	3.80
28	1:OUTPUT	\$000000	OE80						6.0	3.80
29	1:ITGND	\$NT03	ITGND						5.0	3.80

AMCCPKG.LST

FIGURE 9

Using the interface, the frequency for any primary input or output may be specified (commentary documentation) and the ECL resistive loading for any ECL output may be specified (also commentary). Resistive loads should be specified when they do match that assumed for the macro (25 or 50 ohms). Frequency should be entered for any TTL I/O toggling faster than 50MHz and any ECL I/O toggling faster than 100MHz.

AMCCANN (AMCC Annotation) can be run as many times as required to fine-tune the simulation. The file OUTPUT.DLY is the data file created in the first session and then edited by successive executions. A previously entered specific pin capacitance or load capacitance for a signal is deleted (reverting to the default value) by giving its name and typing an * for the new value.

When AMCCANN is completed, it will have generated the Front-Annotation files FNTMIL.DSY or FNTCOM.DSY, FNTNOM.DSY and FNTMIN.DSY as well as the report file AMCCPKG.LST and the data file OUTPUT.DLY. All of these files are to be submitted.

Note: The BiCMOS library has two commercial timing libraries, one for COMMERCIAL circuits running with a -4.5V power supply (COM4) and one for all other COMMERCIAL circuits (COM5). The Front-Annotation file is still named FNTCOM.DSY and provides correct timing based on the ARRAY_FAMILY, PRODUCT_GRADE and the POWER_SUPPLY parameters.

After the ERC software and the Front-Annotation software has successfully run, the next step is to run a simulation to verify that the basic logic is correct.

When the proper loginfile, such as the one shown earlier, is used, the PROFILE file is correctly set for the library.

THE LIBRARY MUST BE INSTALLED AS AMCC INTENDS FOR PROPER OPERATION.

Run SIFT (Simulator Intermediate Files Translator) to append the appropriate timing data to the macros. These are the intrinsic delays for the paths through the macros themselves. SIFT can be run for MINIMUM, NOMINAL, COMMERCIAL or MILITARY timing. The worst-case multipliers are those that support the Front- and Back-Annotation software (1.35 * typical = COM and 1.45 * typical = MIL for the Q5000).

Run SIFT using the AMCC supplied shell:

RUN_SIFT xxx where xxx = NOM, MIL or COM,
COM4 or COM5

Note: for large designs, SIFT may run overnight.

Within the SIFT library, there are three multipliers:

BIPOLAR

DLS/DTV	MODE	->	MIN	RANGE	FRONT-	ANNOTATION
SIFT	NOM		0.90	TYP 1.00	MAX 1.10	FNTNOM.DSY
Timing	COM		1.11	1.23	1.35	FNTCOM.DSY
Library	MIL		1.19	1.32	1.45	FNTMIL.DSY
	MIN		0.70	0.78	0.86	FNTMIN.DSY

BICMOS*

- COM4 uses multipliers for -4.5V supply
- use with FNTCOM.DSY
- COM5 uses multipliers for -5.2V or +5V supply
- use with FNTCOM.DSY

* see the tables in Volume I of the Design Manual
These numbers are based on a 20% maximum worst-case
processing variation across the chip, with 10% the more
usual variation. These multipliers are the same
multipliers used in the FNTxxx.DSY files.

The use of MIN, TYP or MAX within a timing library is
specified in the MODE format under the DAISY Logical
Simulator (DLS) or the DAISY Timing Verifier (DTV).

SIFT is also run under the Super-Shell by typing:

RUN_AMCC (Super-Shell)
3

AMCC recommends that the Super-Shell be used after the
initial debug pass has been made since the menu will
prompt you for necessary parameters and options for the
commands.

Normally, a simulation will be run using MINIMUM data and
then rerun using COMMERCIAL or MILITARY data. If the
results are not functionally identical, a timing
dependency (problem) is indicated which requires further
evaluation or a re-design. AMCC requires both of these
simulations (MINIMUM, and MAXIMUM MIL OR COM) be
performed and submitted if they are different.
Otherwise, submit just the maximum worst-case simulation
results.

All submitted simulations should be run under timing checks "ON" and all timing errors removed. In special cases, an AMCC waiver may be required.

Following SIFT, the SING TO DAISY process is initiated. SING is the Simulator Input Generator used to extract information from the netlist. AMCC usually combines this into the following routines: 1) generate a default time-0 simulation control file, SOM_MCF.SING; 2) generate a default FMT file for DLS/DTV use; and open the SOM_MCF.SING file for editing under TEC.

```
SING -T -M3 -MCF /AMCC/SOM MAKER/SOM_MCF  
FMT_CSD.SING  
TEC SOM_MCF.SING      (all part of Super-Shell)
```

At the end of the last command (and the end of menu selection 3 for the Super-Shell), the text-editor TEC is open to the simulation control file, SOM_MCF.SING. The time-zero SOM_MCF.SING file comes up with all input (all primary input signals) shown forced to zero at time zero (= 0:F0;). The user must edit this file to include the simulation stimuli by using the DAISY text editor, TEC. Stimuli can be described using the signal generator approach or by using a remote data file.

The example at the end of the text shows a SOM_MCF.SING file after it has been edited. This one uses the \$SIGNAL_GENERATORS section to input values. TIMING_CHECK := 1, is present so this file can be used to run timing checks under both DLS and DTV.

AMCC prefers that all files be commented for identification (company, circuit, designer, date, rev level, what is being tested, etc.).

After all edits to the SOM_MCF.SING file have been made, TEC is exited by:

```
{ENTER}EXIT{EXECUTE}          (exit TEC)
```

The SOM CTL file must include an \$OUTPUTS section. The output file referenced in the \$OUTPUTS section is created by the system and not by the user. The user must describe which signals go in the file in what order. AMCC requires that all primary inputs, all primary outputs, all primary bidirectionals and all internal 3-state enable or bidirectional enable signals be listed in that file in that order.

The files produced during simulation include the LIST file, the WAVE, the VLAf output file. The VLAf output file is the file that becomes the input file to

```
Date: 25 MAY 86 11:17    File: FMT_CSD.SING

SOM SOM_MCF.SING -M3
DLS <<!
FORMAT
DAT0@MUX16/3:DAT0
3DAT1@MUX16/3:DAT1
3DAT1@MUX16/3:DAT10
3DAT11@MUX16/3:DAT11
3DAT12@MUX16/3:DAT12
3DAT13@MUX16/3:DAT13
3DAT14@MUX16/3:DAT14
3DAT15@MUX16/3:DAT15
3DAT2@MUX16/3:DAT2
3DAT3@MUX16/3:DAT3
3DAT4@MUX16/3:DAT4
3DAT5@MUX16/3:DAT5
3DAT6@MUX16/3:DAT6
3DAT7@MUX16/3:DAT7
3DAT8@MUX16/3:DAT8
3DAT9@MUX16/3:DAT9
3EXTCLK@MUX16/2:EXTCLK
3EXTRST@MUX16/2:EXTRST
3IN0@1@MUX16/4:IN0@1
3SELCT0@MUX16/3:SELCT0
3SELCT1@MUX16/3:SELCT1
3SELCT2@MUX16/3:SELCT2
3SELCT3@MUX16/3:SELCT3
3OUT0@1@MUX16/4:OUT0@1
3OUTC@MUX16/4:OUTC
3OUTE@MUX16/4:OUTE
3YOUTPT@MUX16/2:YOUTPT
3S
PUT FMT
QUIT N
!
```

FIGURE 10: FMT_CSD.SING used to build FMT

FMT is used by DLS

AMCCSIMFMT. AMCC does not need to see the FMT file, LIST files, WAVE plots or the VLAF file.

The first three (FMT controls LIST and WAVE contents) are useful for debugging. For example, the user can reference internal signals in the LIST file while the final \$OUTPUTS section is not allowed to show them.

The Super-Shell step 3 will end with the text editor open. When TEC is exited, the shell menu will return. If you need to create a remote data file, exit the Super-Shell and open the data file under TEC. If this is the case, exit the Super-Shell by:

0 (exit Super-Shell)

If the input stimulus is to be provided by a remote data file, the TEC must be reopened to create whatever input file name was referenced in the simulation control file. To open, use TEC input-filename.

TEC DEMO.DAT (example)
TEC filename.extension user-defined filename

The data files are created from scratch by the designer; there is no fill-in-the-blank formatted file to edit as there is for the SOM_MCF.SING file. The data file must be created following a specified time-value, with comments and blank lines allowed. If comments and blank line appear after the \$END\$ statement, then run AMCCFILUTL to prepare the file for execution. The source file is commented, the executable file is not. Maintenance is performed using the source file.

ALWAYS RENAME AN EDITED SOM_MCF.SING FILE. The SOM_MCF.SING file is destroyed in favor of a default version any time SING is rerun or anytime Super-Shell step 3 is executed.

AMCC prefers to have meaningful names used on the control files such as FUNCTION.SING, ATSPED.SING, ACR4PROP.SING. Do not forget to include these in the submission index.

Once the data file and the SOM_MCF.SING file are completed, then run SOM, the Simulator Object Module Generator. This can be executed with the Front-Annotation file, and should be. The AMCC supplied shell is an easy way to do this.

SOM the control file only - for debug:

SOM SOM_MCF.SING -M3 -L SOM.ERR

```

*****
* DESIGN PATH /USER/CLASS/MUX16    DATE 16-SEP-1988 14:58
* COMPANY _____ CIRCUIT_NAME _____
* ARRAY _____ PO# _____ REV _____
* DESIGNER _____
* What tests does this control file support: _____
* _____
* _____
* _____
*****
**** Configuration section ****/
$CONFIGURATION
GATE_ACTIVITY_LEVEL := 100;
IMMEDIATE_ACTIVITY_LEVEL := 100;
TIMING_CHECK := 1;

/** Signal generator section ****/
$SIGNAL_GENERATORS
@MUX16/3:DAT0 := @0:F0 ;
@MUX16/3:DAT1 := @0:F0 ;
@MUX16/3:DAT10 := @01F0 ;
@MUX16/3:DAT11 := @01F0 ;
@MUX16/3:DAT12 := @01F0 ;
@MUX16/3:DAT13 := @01F0 ;
@MUX16/3:DAT14 := @01F0 ;
@MUX16/3:DAT15 := @01F0 ;
@MUX16/3:DAT2 := @00:F0 ;
@MUX16/3:DAT3 := @00:F0 ;
@MUX16/3:DAT4 := @00:F0 ;
@MUX16/3:DAT5 := @00:F0 ;
@MUX16/3:DAT6 := @00:F0 ;
@MUX16/3:DAT7 := @00:F0 ;
@MUX16/3:DAT8 := @00:F0 ;
@MUX16/3:DAT9 := @00:F0 ;
@MUX16/2:EXTCLK := @01:F0 ;
@MUX16/2:EXTRST := @01F0 ;
@MUX16/4:IN001 := @00:F0 ;
@MUX16/3:SELCT0 := @01:F0 ;
@MUX16/3:SELCT1 := @01:F0 ;
@MUX16/3:SELCT2 := @01:F0 ;
@MUX16/3:SELCT3 := @01:F0 ;

```

SOM_MCF.SING

FIGURE 11

SOM and TCAL combined:

```
RUN_SOM SOM_MCF.SING FNTMIL.DSY
          (part of Super-Shell)
```

Caution: RUN_SOM looks for the FNTxxx.DSY files in the top level directory. Always run DANCE, DRINK, SOM and SING from the top of the design tree.

SOM must be executed anytime the SOM_MCF.SING file is edited to link the new information to the simulation database.

```
RUN_AMCC  (if you aren't in the shell)
4           select SOM
<control_file_name> control file name
FNTxxx.DSY   Annotation file name
0           exit shell
```

When the steps represented in the AMCC Super-Shell are completed, the next step is to run either DLS, the DAISY Logic Simulator, or DTV, the DAISY Timing Verifier.

DLS is called by:

DLS

```
GET FMT      using the default - use unless YOU want
               something different; leave no spaces
               after FMT
MODE         set mode
{edit for MAX}  for military or commercial;
{edit for MIN}  for minimum
{ENTER}
PUT DLS_FMT  save the FMT and MODE windows
VIEW 9999 10000  proper view step for Q5000 Series;
                  Q3500 Series; Q14000 Series
RUN 1000000   run as long as you need to run
START 0       position data in display buffer
WAVE         plot by "Plot Screen" mouse menu
{ENTER}
LIST S DEMO   listing saved as file "DEMO"
{ENTER}
RESTART 0
VIEW 99 100    closer look - not for vectors
RUN 200000    that will be submitted
WAVE
{ENTER}
QUIT{EXECUTE}  don't save
N{EXECUTE}
```

After DLS is run to satisfaction (the vector set in the example is 100% fault coverage), the vectors that will be submitted for use in test are generated using the AMCCSIMFMT program. This program will take the file produced by the \$OUTPUTS section and reformat it. The

```

CLASS) RUN_SOM FUNCTION.SING FTMIL.DAT
***** RUNNING SOM and TCAL *****
Daisy Simulator Object Module(SOM) Generator 5.2.9 (SOM 05.02.02 )25-Nov-96 15:32:00 FUNCTION.SING

Copyright (C) 1994 DAISY SYSTEMS Incorporated.

***** SON FORMAT OK !!!!! *****

TCAL: TIMING CALCULATION, 05.02.02
TCAL: INITIALIZATION
TCAL: LOADING DATA FROM SOM FILE
TCAL: PARSING INPUT FILE
TCAL: PARSING CONTROL SECTION
TCAL: PARSING DELAY SECTIONS

**** PARSING INPUT FILE COMPLETED.
**** TOTAL NUMBER OF ERRORS FOUND = 0

TCAL: PARSING INPUT FILE COMPLETED, NO ERROR FOUND.

TCAL: PARSING SIFT FILES
TCAL: NULL INPUT FROM SIFT FILES.

TCAL: PROCESSING DELAY CALCULATION
TCAL: SIGNAL NAME:
      SIGNAL NAME:          MIN RISE  MAX RISE  NOM FALL  MIN FALL  MAX FALL
      enuX16/2:Intok(*#66) :          13, 12, 14, 26, 23, 28
      enuX16/2:Intclk(*#4) :          26, 23, 28, 26, 23, 28
      enuX16/2:Inrest(*#7) :          26, 23, 28, 26, 23, 28

```

FIGURE 12: RUN_SOM

```
13, 12, 14, 26, 23, 28
@MUX16/3:INP5(*#603) :
 13, 12, 14, 26, 23, 28
@MUX16/3:INP6(*#605) :
 13, 12, 14, 26, 23, 28
@MUX16/3:INP7(*#607) :
 13, 12, 14, 26, 23, 28
@MUX16/3:INP8(*#609) :
 13, 12, 14, 26, 23, 28
@MUX16/3:INP9(*#611) :
 13, 12, 14, 26, 23, 28
@MUX16/3:INP10(*#613) :
 13, 12, 14, 26, 23, 28
@MUX16/3:INP11(*#615) :
 13, 12, 14, 26, 23, 28
@MUX16/3:INP12(*#617) :
 13, 12, 14, 26, 23, 28
@MUX16/3:INP13(*#619) :
 13, 12, 14, 26, 23, 28
@MUX16/3:INP14(*#621) :
 13, 12, 14, 26, 23, 28
@MUX16/3:INP15(*#623) :
 13, 12, 14, 26, 23, 28
@MUX16/3:SEL3(*#625) :
 13, 12, 14, 26, 23, 28
@MUX16/3:SEL2(*#627) :
 13, 12, 14, 26, 23, 28
@MUX16/3:SEL1(*#629) :
 36, 33, 40, 72, 65, 80
@MUX16/3:SEL0(*#631) :
 36, 33, 40, 72, 65, 80
@MUX16/4:G0000.C(*#652) :
 0, 0, 0, 0, 0, 0
@MUX16/4:G0000.E(*#653) :
 0, 0, 0, 0, 0, 0
@MUX16/4:XSIG5(*#654) :
 0, 0, 0, 0, 0, 0
```

***** DELAY CALCULATION COMPLETED.
***** TOTAL NUMBER OF ERRORS FOUND = 0

TCAL: DELAY CALCULATION COMPLETED, NO ERROR
TCAL:
TCAL: UPDATING DT TABLE
TCAL: UNLOADING DATA TO SOM FILE
TCAL: TERMINATION

***** TCAL FORMAT OK !!!!! *****

CLASS> 1

FIGURE 13: END OF RUN_SOM - TCAL

DLS output file format must be binary for a proper submission. An example AMCCSIMFMT output is shown with the example.

When 3-state macros are included in a design, it is often desirable to see the high-Z state in the listing during debug. The DLS/DTV format can be edited by:

```
FO
    edit      use switch key to toggle options
{ENTER}
    PUT DLS_FMT      save for later reference
```

The FORMAT file and the MODE file can be printed out using the PLOT_SCREEN menu command. They can also be saved to a file for printing using the clipsheet options and they can be saved on disk and recalled in another run. All formats (FORMAT, MODE, ACQUIRE, BREAK, TRIGGER) are saved at the same time using:

```
PUT <filename>
```

Another feature that is useful is the PRINT_ON_CHANGE file which can be created. The PRINT_ON_CHANGE file can be requested by editing the SOM_MCF.SING control file \$OUTPUTS section to provide the instruction to collect data only on the change of monitored signals, rather than collect sampled data as before. Only the output file is affected.

The format for the LIST and WAVE are tied to the FORMAT file and will not vary. The format for the output file is what is listed in the \$OUTPUTS section of the simulation control file. Only those signals listed in the control file \$OUTPUTS section will be monitored or recorded.

When the output file is the one desired, run AMCCSIMFMT by typing:

```
AMCCSIMFMT
```

and responding to the prompts.

You can also call the program using the Super-Shell:

```
RUN_AMCC
5          calls AMCCSIMFMT
```

You will be asked for the name of the output file (as listed in the \$OUTPUTS section of the control file), the new name you want to use, what format you want with parenthesis (choose "1") and if you want spaces between columns or groups of columns. The spacing is up to you.

DLS 05.02.02, D:\DLS\05.02.02\format.DLS < CURRENT CONTEXT : /USER/CLASS/HUX16>

** REPLACE **

NAME	BASE	POLARITY	STRN	TRC?	SIGNAL_LIST
DAT0	BIN	+	OFF	ON	EMUX16/3:DAT0
DAT1	BIN	+	OFF	ON	EMUX16/3:DAT1
DAT10	BIN	+	OFF	ON	EMUX16/3:DAT10
DAT11	BIN	+	OFF	ON	EMUX16/3:DAT11
DAT12	BIN	+	OFF	ON	EMUX16/3:DAT12
DAT13	BIN	+	OFF	ON	EMUX16/3:DAT13
DAT14	BIN	+	OFF	ON	EMUX16/3:DAT14
DAT15	BIN	+	OFF	ON	EMUX16/3:DAT15
DAT2	BIN	+	OFF	ON	EMUX16/3:DAT2
DAT3	BIN	+	OFF	ON	EMUX16/3:DAT3
DAT4	BIN	+	OFF	ON	EMUX16/3:DAT4
DAT5	BIN	+	OFF	ON	EMUX16/3:DAT5
DAT6	BIN	+	OFF	ON	EMUX16/3:DAT6
DAT7	BIN	+	OFF	ON	EMUX16/3:DAT7
DAT8	BIN	+	OFF	ON	EMUX16/3:DAT8
DAT9	BIN	+	OFF	ON	EMUX16/3:DAT9
EXTCLK	BIN	+	OFF	ON	EMUX16/2:EXTCLK
EXTRST	BIN	+	OFF	ON	EMUX16/2:EXTRST
IN001	BIN	+	OFF	ON	EMUX16/4:IN001
SELCT0	BIN	+	OFF	ON	EMUX16/3:SELCT0
SELCT1	BIN	+	OFF	ON	EMUX16/3:SELCT1
SELCT2	BIN	+	OFF	ON	EMUX16/3:SELCT2
SELCT3	BIN	+	OFF	ON	EMUX16/3:SELCT3
OUT001	BIN	+	OFF	ON	EMUX16/4:OUT001
OUTC	BIN	+	OFF	ON	EMUX16/4:OUTC
OUTE	BIN	+	OFF	ON	EMUX16/4:OUTE
YOUTPT	BIN	+	OFF	ON	EMUX16/2:YOUTPT

TOTAL NUMBER OF PRIMITIVES = 671

DLS > FORMAT >>
FORMAT_SPEC>

FIGURE 14: DLS FORMAT WINDOW

CURRENT CONTEXT: /USER/CLASS/HUX16						
** REPLACE **						
NAME	BASE	POLARITY	STRN	TRC?	SIGNAL_LIST	
YOUTPT	BIN	+	OFF	ON	8MUX16/2:YOUTPT	
DATA	HEX	+	OFF	ON	8MUX16/3:DAT15,DAT14,DAT13,DAT12	
DATB	HEX	+	OFF	ON	8MUX16/3:DAT11,DAT10,DAT9,DAT8	
DATC	HEX	+	OFF	ON	8MUX16/3:DAT7,DAT6,DAT5,DAT4	
DATD	HEX	+	OFF	ON	8MUX16/3:DAT3,DAT2,DAT1,DAT0	
EXTCLK	BIN	+	OFF	ON	8MUX16/2:EXTCLK	
EXTRST	BIN	+	OFF	ON	8MUX16/2:EXTRST	
SELCTA	HEX	+	OFF	ON	8MUX16/3:SELCT3,SELCT2,SELCT1,SELCT0	

TOTAL NUMBER OF PRIMITIVES = 671

DLS > FORMAT >>
FORMAT_SPEC>

FIGURE 15: Edited DLS FORMAT WINDOW - HEX

** REPLACE **

SIMULATION MODE NOM

(reserved)

(reserved)

(reserved)

	ENABLE	TRC?	SORTED BY	
	-----	-----	MAJOR KEY	MINOR KEY
SETUP/HOLD TIME	OFF	OFF	TIME	PATH
MINIMUM PULSE WIDTH	OFF	OFF	TIME	PATH
SIGNAL RELATIONSHIP	OFF	OFF	TIME	PATH
(reserved)	OFF	OFF	TIME	PATH
(reserved)	OFF	OFF	TIME	PATH
(reserved)	OFF	OFF	TIME	PATH

TOTAL NUMBER OF PRIMITIVES = 671

DLS > PUT >> DLS_FMT

DLS > MODE >>

FIGURE 16: DLS MODE WINDOW - NOMINAL

DLS > MODE >> MAXIMUM CURRENT CONTEXT: DLSERxCLASS/HW16

** REPLACE **

SIMULATION MODE MAX

(reserved)

(reserved)

(reserved)

				SORTED BY	
		ENABLE	TRCP?	MAJOR KEY	MINOR KEY
		-----	-----	-----	-----
SETUP/HOLD TIME	ON	ON	ON	TIME	PATH
MINIMUM PULSE WIDTH	ON	ON	ON	TIME	PATH
SIGNAL RELATIONSHIP	ON	ON	ON	TIME	PATH
(reserved)	OFF	OFF	OFF	TIME	PATH
(reserved)	OFF	OFF	OFF	TIME	PATH
(reserved)	OFF	OFF	OFF	TIME	PATH

TOTAL NUMBER OF PRIMITIVES = 671

DLS > MODE >>

FIGURE 17: DLS MODE WINDOW - Edited for MAXIMUM

DISCRETE LOGIC STATE CHARTS FOR THE DLS WAVE - HEX FORMAT




FIGURE 18: DLS WAVE - HEX FORMAT

LABEL	TIME	COUNT	OUTPUT DATA	DATC	DATD	EXTCLK	EXTST	SELCH
BASE			BIN	HEX	BIN	BIN	HEX	
POLARITY			+	+	+	+	+	
STRENGTH			OFF	OFF	OFF	OFF	OFF	
■	3668	0						
■	15959	0						
■	23959	0						
■	43	4						
■	45	4						
■	46	4						
■	47	4						
■	48	4						
■	49	4						
■	+10							
■	+11							
■	+12							
■	+13							
■	+14							
■	+15							
■	+16							
■	+17							
■	+18							
■	+19							
■	+20							
■	+21							
■	+22							
■	+23							
■	+24							
■	+25							
■	+26							
■	+27							
■	+28							
■	+29							
■	+30							

TOTAL NUMBER OF PRIMITIVES = 694
NO TIMING ERRORS FOUND

DLS > LIST >>
LIST;

FIGURE 19: DLS LIST WITH HEX FORMAT

Date: 25 MAY 86 13:34 File: SAM

LABEL	TIME	COUNT	YOUTPT	DATA	DATB	DATC	DATO	EXTCLK	EXTRST	SELCTA
			BIN	HEX	HEX	HEX	HEX	BIN	3IN	HEX
BASE			+	+	+	+	+	OFF	+	+
POLARITY			OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
STRENGTH										
0	9999	\$	0	9	6	6	9	0	1	\$
+1	19999	\$	0	9	6	6	9	1	1	\$
+2	29999	\$	0	9	6	6	9	0	0	\$
+3	39999	\$	1	9	6	6	9	1	0	\$
+4	49999	\$	1	9	6	6	9	0	0	\$
+5	59999	\$	0	9	6	6	9	0	0	\$
+6	69999	\$	0	9	6	6	9	0	0	\$
+7	79999	\$	1	9	6	6	9	0	0	\$
+8	89999	\$	1	9	6	6	9	0	0	\$
+9	99999	\$	0	9	6	6	9	0	0	\$
+10	1899990	\$	0	9	6	6	9	0	0	\$
+11	1999990	\$	1	9	6	6	9	0	0	\$
+12	2999990	\$	0	9	6	6	9	0	0	\$
+13	3999990	\$	0	9	6	6	9	0	0	\$
+14	4999990	\$	1	9	6	6	9	0	0	\$
+15	5999990	\$	1	9	6	6	9	0	0	\$
+16	6999990	\$	1	9	6	6	9	0	0	\$
+17	7999990	\$	0	9	6	6	9	0	0	\$
+18	8999990	\$	1	9	6	6	9	0	0	\$
+19	9999990	\$	1	9	6	6	9	0	0	\$
+20	20999990	\$	0	9	6	6	9	0	0	\$
+21	21999990	\$	0	9	6	6	9	0	0	\$
+22	22999990	\$	0	9	6	6	9	0	0	\$
+23	23999990	\$	1	9	6	6	9	0	0	\$
+24	24999990	\$	1	9	6	6	9	0	0	\$
+25	25999990	\$	0	9	6	6	9	0	0	\$
+26	26999990	\$	0	9	6	6	9	0	0	\$
+27	27999990	\$	1	9	6	6	9	0	0	\$
+28	23999990	\$	1	9	6	6	9	0	0	\$
+29	29999990	\$	0	9	6	6	9	0	0	\$
+30	38999990	\$	0	9	6	6	9	0	0	\$
+31	31999990	\$	1	9	6	6	9	0	0	\$
+32	32999990	\$	1	9	6	6	9	0	0	\$
+33	33999990	\$	0	9	6	6	9	0	0	\$
+34	34999990	\$	0	9	6	6	9	0	0	\$
+35	35999990	\$	1	9	6	6	9	0	0	\$
+36	36999990	\$	1	9	6	6	9	0	0	\$
+37	37999990	\$	0	9	6	6	9	0	0	\$
+38	38999990	\$	0	9	6	6	9	0	0	\$
+39	39999990	\$	1	9	6	6	9	0	0	\$
+40	40999990	\$	1	9	6	6	9	0	0	\$
+41	41999990	\$	0	9	6	6	9	0	0	\$
+42	42999990	\$	0	9	6	6	9	0	0	\$
+43	43999990	\$	1	9	6	6	9	0	0	\$
+44	44999990	\$	1	9	6	6	9	0	0	\$
+45	45999990	\$	0	9	6	6	9	0	0	\$
+46	46999990	\$	0	9	6	6	9	0	0	\$
+47	47999990	\$	1	9	6	6	9	0	0	\$
+48	48999990	\$	1	9	6	6	9	0	0	\$
+49	49999990	\$	0	9	6	6	9	0	0	\$
+50	50999990	\$	0	9	6	6	9	0	0	\$
+51	51999990	\$	1	9	6	6	9	0	0	\$
+52	52999990	\$	1	9	6	6	9	0	0	\$
+53	53999990	\$	0	9	6	6	9	0	0	\$
+54	54999990	\$	0	9	6	6	9	0	0	\$
+55	55999990	\$	1	9	6	6	9	0	0	\$
+56	56999990	\$	1	9	6	6	9	0	0	\$
+57	57999990	\$	0	9	6	6	9	0	0	\$

FIGURE 20: PARTIAL "SAVED" LIST FILE

USE:

DLS>LIST S SAM

```

Date: 25 MAY 86 13:36   File: FUNCTION.VLAF
SDATA HEADERS
TYPE: E
I/O
SFIELDS
TIME,VALUES
TOTAL_CODEUNHS$ 18 23
SFIELDS
D
SFIELDS,1,EXTCLK 1
QHUX16/2/EXTCLK 1
SFIELDS,2
QHUX16/2/EXTEST 2
SFIELDS,3
QHUX16/2/DAT1 8
SFIELDS,4
QHUX16/2/DAT2 9
SFIELDS,5
QHUX16/2/DAT3 5
SFIELDS,6
QHUX16/2/DAT4 11
SFIELDS,7
QHUX16/2/DAT5 6
SFIELDS,8
QHUX16/2/DAT6 12
SFIELDS,9
QHUX16/2/DAT7 13
SFIELDS,10
QHUX16/2/DAT8 13
SFIELDS,11
QHUX16/2/DAT9 14
SFIELDS,12
QHUX16/2/DAT10 15
SFIELDS,13
QHUX16/2/DAT11 16
SFIELDS,14
QHUX16/2/DAT12 19
SFIELDS,15
QHUX16/2/DAT13 20
SFIELDS,16
QHUX16/2/DAT14 11
SFIELDS,17
QHUX16/2/DAT15 17
SFIELDS,18
QHUX16/2/DAT16 18
SFIELDS,19
QHUX16/2/DAT17 19
SFIELDS,20
QHUX16/2/DAT18 21
SFIELDS,21
QHUX16/2/DAT19 22
SFIELDS,22
QHUX16/2/YOUTP1 23
ENDS

```




FIGURE 21: OUTPUT VLAF FILE

FROM DLS RUN

```
CLASS> AMCCSIMFMT
VLAIF Conversion      Rev[1.0]

Enter VLAIF (input) file name: FUNCTION.VLAF
Enter SIM (output) file name: OUTPUT.FUN

Choose from menu -
1 : VLAIF to SIM FORMAT (NO parenthesis).
2 : VLAIF to SIM FORMAT (with parenthesis).

Enter choice [1 or 2]: 1

Do you want DATA separated in columns [Y / N] ? N

<<< Processing VLAIF Nets >>>
<<< Processing VLAIF Vectors >>>
>>> Time ZERO (0) not output from VLAIF file.
>>> (100) lines of Vectors output.

>>> AMCCSIMFMT conversion completed with NO error(s).
CLASS> TYPE OUTPUT.FUN
```

FIGURE 22: AMCCSIMFMT sample execution

Date: 25 MAY 86 13:36 File: OUTPUT.FUN

1***CIRCUIT IDENTIFICATION =

EESSSSDDDDDDDDDDDDDDDDDY
XXEEEEAAAAAAAGGGGGGAAAO
TLLLLLTTTTTTTTTTTTTU
CRCCCCB123456789111111T
LSTTTT B12345P
KT3210 T

TIME

9999	010000010010110011010010	529999	00001110000110011010011
19999	110000010010110011010010	539999	00001110000110011010010
29999	000000010010110011010010	549999	00001110010110011010010
39999	100000010010110011010011	559999	10001110010110011010010
49999	00000000010110011010011	569999	00011110010110011010011
59999	10000000010110011010010	579999	10011110010110011010010
69999	0000000010010110011010010	589999	00011110010110011010010
79999	1000000010010110011010011	599999	00011110010110011010011
89999	00010010010110011010011	609999	00011110010110011010011
99999	10010010010110011010010	619999	00011110010110011010011
189999	00010010010110011010010	629999	00111110010110011010010
119999	10010010011110011010011	639999	00111110010110011010010
129999	00010010011110011010010	649999	00111110010110011010001
139999	10010010011110011010010	659999	00111110010110011010000
149999	00010010011110011010010	669999	00111110010110011010010
159999	10010010011110011010010	679999	10111110010110011010011
169999	00010010011110011010010	689999	00101110010110011010011
179999	10010010011110011010010	699999	00101110010110011010010
189999	00010010011110011010010	709999	00101110010110011010010
199999	10010010011110011010010	719999	00101110010110011010011
289999	00010010011110011010010	729999	00101110010110011010011
279999	10010010011110011010010	739999	10101110010110011010010
289999	00010010011110011010010	749999	00101010010110011010010
299999	10010010011110011010010	759999	10101010010110011010011
309999	00010010011110011010010	769999	00101010010110011010011
319999	10010010011110011010010	779999	10101010010110011010010
329999	00010010011110011010010	789999	00101010010110011010010
339999	10010010011110011010010	799999	10101010010110011010011
349999	00010010011110011010010	809999	00101110010110011010011
359999	10010010011110011010010	819999	00101110010110011010010
369999	00010010011110011010010	829999	00111110010110011010010
379999	10010010011110011010010	839999	00111110010110011010011
389999	00010010011110011010010	849999	00111010010110011010011
399999	10010010011110011010010	859999	00111010010110011010010
409999	00010010011110011010010	869999	0000110010110011010010
419999	10010010011110011010010	879999	1001110010110011010011
429999	00010010011110011010010	889999	0001110010110011010011
439999	10010010011110011010010	899999	1001110010110011010010
449999	00000010011110011010010	909999	0001110010110011010010
459999	100000010011110011010010	919999	0001110010110011010011
469999	00000010011110011010010	929999	00000010010110011010011
479999	100000010011110011010010	939999	0000010010110011010010
489999	00000010011110011010010	949999	0000010010110011010010
499999	100000010011110011010010	959999	0000010010110011010010
509999	0000001100110011010010	969999	0000010010011010010011
519999	10000001100110011010010	979999	1000010010011010010010
		989999	0000001001001100100010
		999999	1000001001001100100011

FIGURE 23: OUTPUT FROM AMCCSIMFMT

When the AMCCSIMFMT program is complete, execute AMCCVRC, the AMCC Vector Rules Checker. This program operates on the AMCCSIMFMT output file. All VRC errors must be removed before submission. Create a signal analysis file using TEC and then call AMCCVRC by typing

AMCCVRC

and responding to the prompts.

AMCCVRC is also called by the Super-Shell:

RUN_AMCC
6

Sample session for AMCCVRC:

```
TEC signal_control_file_name
    {edit}           (create signal
                           analysis file)
{ENTER}EXIT{EXECUTE}
AMCCVRC
ERC/CIRCUIT.SDI   (netlist - subdirectory)
AMCCSIMFMT_file_name
    {select test or tests}
signal_control_file   (for race test)
```

AMCCVRC is only run against the maximum worst-case sampled functional simulation output. It produces AMCCVRC.LST and must be error-free for submission. Note: RESET, SET will usually generate Vector SSO errors that can be documented for what they are. These are the only allowed "errors". Consult AMCC if you have others.

After the logic has been verified via the functional simulation, run the at-speed simulation. This will require a smaller VIEW step than was used with the functional simulation to pick up the resolution. The timing step should reflect the speed at which the circuit will be operated (hence the term "at-speed" simulation). The simulation should be run at the Maximum specified operating frequency.

The "at-speed" simulation is used to check timing. At-speed simulation can be performed with either DLS or DTV. Using DTV allows an uncertainty range analysis. (Verify if DTV is operational on your system before scheduling its use in the design process.)

If the resolution of the waveform is good enough, the T and {ENTER} keys can be used to find the propagation delay between two edges when a waveform is on the screen. Put the cursor on one and strike T . Put the cursor on

APPLICATION NOTE 1.DNIX
DESIGN METHODOLOGY - DAISY (Q5000 EXAMPLE)

(809)

the other and strike {ENTER}. The time will be displayed.

Note: AMCC requires sampled (uniform step) vectors for functional, at-speed and AC test simulations and requires PRINT_ON_CHANGE results for at-speed and AC Test. The designer should refer to Section 4, Vector Submission Rules and Guidelines for further information on vector requirements.

Date: 20 SEP 88 12:12 File: RUN_DLS

```
DLS <<!  
GET DLS_FMT  
VIEW 9999 10000  
RUN 1030000  
QUIT  
N  
!
```

Date: 20 SEP 88 12:12 File: RUN_ASDLS

```
DLS <<!  
GET DLS_FMT  
VIEW 499 500  
RUN 50000  
QUIT  
N  
!
```

FIGURE 24

PARAMETRIC TESTS

This circuit was constructed with a gate tree to allow the development of a parametric vector set using the preferred AMCC methodology. The SOM control file previously created for the function vectors can be copied into a new area (PARAMETER.SING was used as the file name) and the signal generators edited to allow one and only one input at a time to switch from "1" to "0" and back to "1".

Because the usued output on the input macro was used, the input signal is inverted. The logic gate used requires all input signals start at "1". The output "PARAM" starts at "0" and switches with each change. All inputs are exercised, including clock, reset and enables, if any.

The output format for the simulation output file is the same as for the functional simulation output file. The sampling is the same as for the functional simulation (100ns).

Figures A-20 and A-21 in Appendix A show the control file and the AMCCSIMFMT output file. The output file is SIMFMTPR.01

The simulation was run using the commands:

```
RUN_SOM PARAMETER.SING FNTMIL.DSY
DLS
GET FMT
VIEW 9999 10000
RUN 450000
QUIT
N
AMCCSIMFMT
FUNCTION.VLAF
SIMFMTPR.01
1
Y
22
TYPE SIMFMTPR.01 > /DEV/LP -HEA
```

THE BEST APPROACH (FLAT DESIGN) :

1. Capture page or pages

- Run DANCE on each page after proceeding to the next page - use a window
DANCE n -M3
- Check individual pages as they run and correct errors and rerun DANCE
TYPE n.DFR in a window
- When enough captured (the critical path, other areas of concern, etc.), then run DRINK
DRINK -M3
- NOTE: NOT ALL DANCE ERRORS MUST BE REMOVED FOR DRINK TO RUN SO BE CERTAIN ALL n.DFR FILES ARE 2 ERRORS ONLY (THE BORDER ERRORS)
- NOTE: NOT ALL DRINK ERRORS MUST BE REMOVED FOR ERCS TO RUN

2. When DANCE and DRINK are error free or as you want them (partial circuits will still have errors) then run individual shells (on a large circuit this is faster):

RUN_AGIF
RUN_ERC
RUN_ANN

- Use TEC to add comments to FNTMIL.DSY or FNTCOM.DSY as well as FNTMIN.DSY

3. Now run the super-shell:
RUN_AMCC
and select "3" SIFT
Answer the prompts
4. Step 3 leaves you in TEC so edit the SOM_MCF.SING file and create any data file needed
5. Run or continue to run the super shell:
RUN_AMCC
and select "4" SOM
Answer the prompts
6. Exit the shell and run DLS or DTV
7. Run AMCCSIMFMT
8. Use TEC to create the signal analysis file
9. Run AMCCVRC

APNOTE 1
APPENDIX A
TRANSCRIPT OF CIRCUIT

(809)

Figures:

Figure A1: RUN_AMCC main menu, option 1	A05
Figure A2: AMCCERC.LST	A08
Figure A3: AMCCIO.LST	A15
Figure A4: AMCCXREF.LST	A18
Figure A5: Running AMCCANN, option 2	A19
Figure A6: AMCCANN.LST (ignore this file)	A20
Figure A7: Sample output.dly files	A21
Figure A8: AMCCPKG.LST	A22
Figure A9: FNTMIL.DSY	A24
Figure A10: SIFT, SOM MAKER, option 3	A25
Figure A11: SOM, TCAL, option 4	A26
Figure A12: SOM control file, functional	A27
Figure A13: AMCCSIMFMT transcript, option 5 ...	A29
Figure A14: AMCCSIMFMT output, FUNCTION.VEC ...	A30
Figure A15: AMCCVRC transcript, option 6	A32
Figure A16: AMCCVRC.LST, signal analysis	A34
Figure A17: AMCCSIMFMT sampled at-speed file ..	A35
Figure A18: SOM control file, print-on-change .	A39
Figure A19: AMCCSIMFMT print-on-change at-speed	A40
Figure A20: SOM control file, Parametric	A42
Figure A21: AMCCSIMFMT sampled parametric file.	A44

Note: for AC TEST files, see Volume II, Section 4

CLASS809> RUN_AMCC



APPLIED MICRO CIRCUITS CORPORATION VERSION {3.0}

1: Part One: Run DANCE, DRINK, AGIF and ERCs

2: Part Two: Run AMCCANN

3: Part Three: Run SIFT and SOMMAKER

4: Part Four: Run SOM and TCAL

5: Part Five: Run AMCCSIMFMT

6: Part Six: Run AMCCURC

0: Exit Program:

Please Enter [0 - 6] : >1

DANCE, DRINK, AGIF, ERCs

FIGURE A1



APPLIED MICRO CIRCUITS CORPORATION

VERSION [3.0]

- 1: Part One: Run DANCE, DRINK, AGIF and ERCs
- 2: Part Two: Run AMCCANN
- 3: Part Three: Run SIFT and SOM MAKER
- 4: Part Four: Run SOM and TCAL
- 5: Part Five: Run AMCCSIMFMT
- 6: Part Six: Run AMCCURC
- 0: Exit Program:

Please Enter [0 - 6] : >1

* * * * * RUNNING DANCE -T -N -ERR -M3 * * * * *

* * * * * DANCE OK ! ! ! ! * * * * *

* * * * * RUNNING DRINK -T -M3 * * * * *

* * * * * DRINK OK ! ! ! ! * * * * *

* * * * * RUNNING AGIF NETLISTER * * * * *

* * * * * AGIF NETLIST COMPLETE ! ! * * * * *

* * * * * RUNNING AMCCERC * * * * *

AMCC MacroMatrix® ERCs VERSION 3.40

Loading Netlist ...

Signal I/O List written to AMCCIO.LST

Signal/Component Cross-Reference written to AMCCXREF.LST

Checking Population,

I/O Statistics Check.

FIGURE A1
Continued

shelby5.02:08 CURRENT CONTEXT: /USER/CLASS/MUX16

***** RUNNING AMCCERC *****

AMCC MacroMatrix ERCs VERSION 3.40
Loading Netlist ...
Signal I/O List written to AMCCIO.LST
Signal/Component Cross-Reference written to AMCCXREF.LST
Checking Population.
I/O Statistics Check.
Checking Valid Names.
Checking Pin Class.
Checking Fan-Out.
Checking Internal Pin Count.
Checking Pin Hookup and Unused Pins.
Checking Bipolar Macro Occurrence and Power Dissipation.
Checking Circuit Technology.
All Done.

***** AMCCERC OK !!!!! *****

FIGURE A1

Continued

Date: 19 SEP 88 14:32 File: ERC/AMCCERC.LST

* AMCC Schematic Data Interface *
* Revision 1.0 *

Netlister version number =	7.08
SDI version number =	2.10
Netlist generation date =	19 SEP 1988
Netlist generation time =	14:25
Engineering workstation type =	DAISY/DNIX
Engineering workstation path name =	/USER/CLASS/MUX16
Product Name =	MUX16
Product Number =	XXXX
Product Grade =	MIL
EWS Library =	Q50000
EWS Library Rev =	B04
Macro Parameter family =	Q50000
The ARRAY type =	Q50000T
Chip Macro Name =	Q50000TTTL10K
Circuit Family =	Q50000
Circuit Technology =	P
ECL Level =	10K

* SIGNAL I/O LIST *
* REVISION 1.0 *

Path Name /USER/CLASS/MUX16
Product Name MUX16
Circuit family Q50000
Circuit technology P
Date 19 SEP 1988
Time 14:25
Product Grade MIL

No errors found.

AMCCERC.LST

FIGURE A2

```
*****  
*          POPULATION ERC  
*          VERSION 2.88  
*****
```

```
Path Name /USER/CLASS/MUX16  
Product Name MUX16  
Circuit family Q5000  
Circuit technology P  
Date 19 SEP 1988  
Time 14:25  
Product Grade MIL
```

No errors found.

	Circuit	Available
SUM_INPUT:	23.0	PADS
SUM_OUTPUT:	5.0	PADS
SUM_X_TTL_PWR:	3.0	PADS
SUM_X_TTL_GND:	3.0	PADS
SUM_X_ECL_GND:	3.0	PADS
SUM_TOTAL_I/O	37.0	168.0 CELLS
SUM_INTERNAL	9.5	352.0 CELLS
TOTAL ARRAY PADS	61.0	184.0 PADS

Cell utilization is:	2.7 %
Total fixed power pins:	12
Total fixed ground pins:	12
Total added power pins:	6
Total added ground pins:	3
Total input signals:	23
Total output signals:	5
Total bidirectional signals:	0

FIGURE A2 CONTINUED

```
*****
*           I/O Statistics ERC
*           VERSION 1.30
*****
```

Path Name /USER/CLASS/MUX16
Product Name MUX16
Circuit family Q5000
Circuit technology P
Date 19 SEP 1988
Time 14:25
Product Grade MIL

	number of Objects in the circuit	Object type
Inputs		
TTL	2	PAD
ECL	2	PAD
SubTotal	22	PAD
Outputs		
ECL10K	2	PAD
Thermal Diode Connections	4	PAD
SubTotal	6	PAD

```
*****
*           VALID NAME CHECK ERC
*           VERSION 2.70
*****
```

Path Name /USER/CLASS/MUX16
Product Name MUX16
Circuit family Q5000
Circuit technology P
Date 19 SEP 1988
Time 14:25
Product Grade MIL

No errors found.

```
*****
*           PIN CLASS ERC
*           VERSION 2.70
*****
```

Path Name /USER/CLASS/MUX16
Product Name MUX16
Circuit family Q5000
Circuit technology P
Date 19 SEP 1988
Time 14:25
Product Grade MIL

No errors found.

FIGURE A2 CONTINUED

 * FAN-OUT CHECK ERC
 * VERSION 2.80

Path Name /USER/CLASS/MUX16
 Product Name MUX16
 Circuit family 05000
 Circuit technology P
 Date 19 SEP 1988
 Time 14:25
 Product Grade MIL

No errors found.

FAN-OUT LOADING TABLE FORMAT:						
COMPONENT	MACRO NAME	SIGNAL	LIMIT	LOAD	X DERATING	PAGE
G00000	GT99	3S28	9	2		4
G00000	GT99	3S29	9	1		4
G400000	GT60L	3S30	4	1		4
G400001	GT60L	3S34	4	1		4
E100000	IE86	3S36	1	1		4
G400002	GT60L	3S37	4	1		3
S00001	IT11H	INP0	9	1		3
S00002	IT11H	INP1	9	1		3
S00011	IT11H	INP10	9	1		3
S00012	IT11H	INP11	9	1		3
S00013	IT11H	INP12	9	1		3
S00014	IT11H	INP13	9	1		3
S00015	IT11H	INP14	9	1		3
S00016	IT11H	INP15	9	1		3
S00003	IT11H	INP2	9	1		3
S00004	IT11H	INP3	9	1		3
S00005	IT11H	INP4	9	1		3
S00006	IT11H	INP5	9	1		3
S00007	IT11H	INP6	9	1		3
S00008	IT11H	INP7	9	1		3
S00009	IT11H	INP8	9	1		3
S00010	IT11H	INP9	9	1		3
S00021	IE93	INTCLK	7	1		20
FFW0000	FF13H	INTON	9	1		2
S00022	IE93	INTRST	9	1		2
MX00000	MX25H	INTY0	9	1		2
MX00001	MX25H	INTY1	9	1		2
MX00002	MX25H	INTY2	9	1		2
MX00003	MX25H	INTY3	9	1		2
MX00004	MX25H	INTY4	9	1		3
S00001	IT11H	PARA1	9	1		3
S00010	IT11H	PARA10	9	1		3
S00011	IT11H	PARA11	9	1		3
S00012	IT11H	PARA12	9	1		3
S00013	IT11H	PARA13	9	1		3
S00014	IT11H	PARA14	9	1		3
S00015	IT11H	PARA15	9	1		3
S00016	IT11H	PARA16	9	1		3
S00017	IT11H	PARA17	9	1		3
S00018	IT11H	PARA18	9	1		3
S00019	IT11H	PARA19	9	1		3
S00020	IT11H	PARA2	9	1		3
S00021	IT11H	PARA20	9	1		3
S00023	IT11H	PARA3	9	1		3
S00024	IT11H	PARA4	9	1		3
S00025	IT11H	PARA5	9	1		3
S00026	IT11H	PARA6	9	1		3
S00027	IT11H	PARA7	9	1		3
S00028	IT11H	PARA8	9	1		3
S00029	IT11H	PARA9	9	1		3
S00031	IE93	PARCLK	9	1		2
S00022	IE93	PARRST	9	1		3
S00020	IT11H	SEL0	9	4		3
S00019	IT11H	SEL1	9	4		3
S00018	IT11H	SEL2	9	1		3
S00017	IT11H	SEL3	9	1		3

FIGURE A2 CONTINUED

```
*****  
*           INTERNAL PIN COUNT ERC  
*           VERSION 2.80  
*****
```

Path Name /USER/CLASS/MUX16
Product Name MUX16
Circuit family Q5000
Circuit technology P
Date 19 SEP 1988
Time 14:25
Product Grade MIL

CIRCUIT	AVAILABLE
SUM_INT_PINS:	119 3572

Internal pin count is within bounds.
This array is routable.

No errors found.

```
*****  
*           PIN HOOKUP & UNUSED PINS CHECK ERC  
*           VERSION 2.80  
*****
```

Path Name /USER/CLASS/MUX16
Product Name MUX16
Circuit family Q5000
Circuit technology P
Date 19 SEP 1988
Time 14:25
Product Grade MIL

No errors found.

FIGURE A2 CONTINUED

* MACRO OCCURRENCE AND POWER DISSIPATION *
* VERSION 2.90 *

Path Name /USER/CLASS/MUX16
Product Name MUX16
Circuit family Q5000
Circuit technology P
Date 19 SEP 1988
Time 14:25
Product Grade MIL

WORST-CASE INTERNAL CURRENT: 19.85 mA
MAXIMUM INTERNAL CURRENT SPECIFICATION IS: 1383.00 mA

No errors found.

MACRO NAME	# USED	SPECS		TOTALS	
		ICC mA	IEE mA	ICC mA	IEE mA
FF13H	1	2.75	0.00	2.75	0.00
GTGØL	3	1.26	0.00	3.78	0.00
GT99	1	0.00	0.00	0.00	0.00
IE86	1	0.00	0.00	0.00	0.00
IE93	2	1.35	0.00	2.70	0.00
IEVCC	3	0.00	0.00	0.00	0.00
IT11H	20	1.35	0.00	27.00	0.00
ITGHD	3	0.00	0.00	0.00	0.00
ITPWR	3	0.00	0.00	0.00	0.00
MX25H	5	2.07	0.00	10.35	0.00
OE60	1	5.58	0.00	5.58	0.00
OE81	1	5.58	0.00	5.58	0.00
OE87	3	0.00	0.00	0.00	0.00

	ICC mA	IEE mA
TOTAL TYP MACRO CURRENT mA	57.74	0.00
TOTAL TYPICAL POWERED DOWN CURRENT mA	4.68	0.00
TOTAL TYP OVERHEAD CURRENT mA	309.00	0.00
TOTAL TYP CURRENT mA	362.86	0.00
TOTAL MAX CURRENT mA (TYP CURRENT TIMES 1.40) =	505.88	0.00
WORST CASE POWER DISSIPATION VCC (5.5)V X (526.884)mA/1000	2.79	WATTS
VEE (0)V X (0)mA/1000	0.00	WATTS
ECL OUTPUT POWER DISSIPATION (14.0)mA X 1.3V X (2)outputs/1000	0.84	WATTS
TOTAL POWER DISSIPATION	2.82	WATTS

FIGURE A2 CONTINUED

```
*****  
*          CIRCUIT TECHNOLOGY ERC      *  
*          VERSION 2.80                  *  
*****
```

Path Name /USER/CLASS/MUX16
Product Name MUX16
Circuit family Q5000
Circuit technology P
Date 19 SEP 1988
Time 14:25
Product Grade MIL

No errors found.

```
*****  
*          ERC report summary      *  
*          VERSION 3.40              *  
*****
```

Path Name /USER/CLASS/MUX16
Product Name MUX16
Circuit family Q5000
Circuit technology P
Date 19 SEP 1988
Time 14:25
Product Grade MIL

ERC NAME	: ERRORS :	WARNINGS
Simultaneously Switching Output	0	0
Population	0	0
Valid Name Check	0	0
Pin Class	0	0
Fanout	0	0
Internal Pin Count	0	0
Pin hookup and Unused pins	0	0
Bipolar Macro Occurrence and ...	0	0
Circuit Technology	0	0

FIGURE A2 CONTINUED

* SIGNAL I/O LIST
* REVISION 3.16

Path Name /USER/CLASS/MUX16
Product Name MUX16
Circuit family Q500B
Circuit technology P
Date 19 SEP 1988
Time 14:25
Product Grade MIL

***** * SIGNAL I/O LIST *****		ITEM #	SIGNAL NAME	INSTANCE NAME	MACRO NAME	LOGIC LEVEL	I/O TYPE	SWITCH GROUP	PAIRS	FAN-IN (WA)	FAN-IN (UA)
1	1	DAT0	IS00001	IT11H	TTL	1	TTL	1	1	0.00	0.00
2	2	DAT1	IS00002	IT11H	TTL	1	TTL	1	1	0.00	0.00
3	3	DAT10	IS00011	IT11H	TTL	1	TTL	1	1	0.00	0.00
4	4	DAT11	IS00012	IT11H	TTL	1	TTL	1	1	0.00	0.00
5	5	DAT12	IS00013	IT11H	TTL	1	TTL	1	1	0.00	0.00
6	6	DAT13	IS00014	IT11H	TTL	1	TTL	1	1	0.00	0.00
7	7	DAT14	IS00015	IT11H	TTL	1	TTL	1	1	0.00	0.00
8	8	DAT15	IS00016	IT11H	TTL	1	TTL	1	1	0.00	0.00
9	9	DAT2	IS00093	IT11H	TTL	1	TTL	1	1	0.00	0.00
10	10	DAT3	IS00094	IT11H	TTL	1	TTL	1	1	0.00	0.00
11	11	DAT4	IS00095	IT11H	TTL	1	TTL	1	1	0.00	0.00
12	12	DAT5	IS00096	IT11H	TTL	1	TTL	1	1	0.00	0.00
13	13	DAT6	IS00097	IT11H	TTL	1	TTL	1	1	0.00	0.00
14	14	DAT7	IS00098	IT11H	TTL	1	TTL	1	1	0.00	0.00
15	15	DAT8	IS00099	IT11H	TTL	1	TTL	1	1	0.00	0.00
16	16	DAT9	IS00100	IT11H	TTL	1	TTL	1	1	0.00	0.00
17	17	EXTCLK	IS00021	IE93	ECL	1	ECL	1	1	0.00	0.00
18	18	EXIRST	IS00032	IE93	ECL	1	ECL	1	1	0.00	0.00
19	19	IN901	IE10006	IE86	ECL	1	ECL	1	1	0.00	0.00
20	20	IO01001	IE00006	IO87	ECL 16K	0	ECL 16K	0	1	0.00	0.00
21	21	IOUTC	IE00001	IO87	ECL 16K	0	ECL 16K	0	1	0.00	0.00
22	22	IOUTE	IE00002	IO87	ECL 16K	0	ECL 16K	0	1	0.00	0.00
23	23	PARAM	IE04800	IO81	ECL 16K	0	ECL 16K	0	1	0.00	0.00
24	24	SELECT0	IS00028	IT11H	TTL	1	TTL	1	1	0.00	0.00
25	25	SELECT1	IS00013	IT11H	TTL	1	TTL	1	1	0.00	0.00

AMCCIO.LST

FIGURE A3

2E	!SELECT2	!S0018							
27	!SELECT3	!S0017							
28	!OUTPUT	!D0000	OE80						
29	!IGND	!GN101	!TGND	TTL	G				
30	!IGND	!GN102	!TGND	TTL	G				
31	!IGND	!GN103	!TGND	TTL	P	A			
32	!ITPWR	!PW000	!ITPWR	TTL	P				
33	!ITPWR	!PW001	!ITPWR	TTL	P				
34	!ITPWR	!PW002	!ITPWR	ECL	P				
35	!ITPWR	!PWE004	!EVCC	ECL	P				
36	!ITPWR	!PWE005	!EVCC	ECL	P				
37	!ITPWR	!PWE006	!EVCC	ECL	P				
38	!ECLI0VCC			5V	P				
39	!ECLI0VCC			5V	P				
40	!ECLI0VCC			5V	P				
41	!ECLI0VCC			5V	P				
42	!ECLVCC			5V	P				
43	!ECLVCC			5V	P				
44	!ECLVCC			5V	P				
45	!ECLVCC			5V	P				
46	!ECLVEE			0V	G				
47	!ECLVEE			0V	G				
48	!ECLVEE			0V	G				
49	!ECLVEE			0V	G				
50	!TTLGND			0V	G				
51	!TTLGND			0V	G				
52	!TTLGND			0V	G				
53	!TTLGND			0V	G				
54	!TTLGND			0V	G				
55	!TTLGND			0V	G				
56	!TTLGND			0V	G				
57	!TTLGND			0V	G				
58	!TTLVCC			5V	P				
59	!TTLVCC			5V	P				
60	!TTLVCC			5V	P				
61	!TTLVCC			5V	P				

FIGURE A3 CONTINUED

* I/O LIST SUMMARY

Total fixed power pins:	12
Total fixed ground pins:	12
Total added power pins:	6
Total added ground pins:	3
Total input signals:	23
Total output signals:	5
Total bidirectional signals:	6

* SWITCHING GROUPS

SWITCHING GROUP NAME	SIZE	TYPE (ECL/TTL)	MIN-MAX / SUPPLIED	ADDED POWER PINS REQUIRED	ADDED GROUND PINS MIN-MAX / SUPPLIED
A SWGRPA	8	TTL	8 - 8 /	8 - 8 /	8 - 8 /
SWGRPA	1	ECL	8 - 8 /	8 - 8 /	8 - 8 /
TOTAL #		SIMULTANEOUSLY SWITCHING TTL OUTPUTS:		0	
TOTAL #		SIMULTANEOUSLY SWITCHING ECL OUTPUTS:		1	

FIGURE A3 CONTINUED

Date: 16 SEP 88 16:11 File: ERC/AMCCXREF.LST

Signal Cross-Reference

NETLIST SIGNAL NAME	ORIGINAL SIGNAL NAME	SIGNAL PATHNAME	PAGE NUMBER
3S28	!XSIG1	@MUX16	14
3S29	!XSIG2	@MUX16	14
3S30	!XSIG27	@MUX16	14
3S34	!XSIG42	@MUX16	14
3S36	!XSIG5	@MUX16	14
3S37	!XSIG54	@MUX16	14

PrePlacement Component Cross-Reference

COMPONENT PATHNAME	PAGE NUMBER	ORIGINAL COMPONENT NAME	COMPONENT NAME

Component Cross-Reference

NETLIST COMPONENT NAME	ORIGINAL COMPONENT NAME	COMPONENT PATHNAME	PAGE NUMBER

AMCCXREF.LST

FIGURE A4

CLASS609> RUN_AMCC



APPLIED MICRO CIRCUITS CORPORATION  VERSION [3.0]

- 1: Part One: Run DANCE, DRINK, AGIF and ERGs
- 2: Part Two: Run AMCCANN
- 3: Part Three: Run SIFT and SOM MAKER
- 4: Part Four: Run SOM and TCAL
- 5: Part Five: Run AMCCSIMFMT
- 6: Part Six: Run AMCCURC
- 0: Exit Program:

Please Enter [0 - 6] : >2

* RUNNING AMCCANN *

Need to Edit Package Pin Data? (Y or N) ; >Y

AMOC Delay Annotation VERSION 3.30

Loading Netlist ...

Welcome to the output loading system.

- (0) Generate a report and exit.
- (1) Change the package type.
- (2) Edit the default package pin capacitance.
- (3) Edit the default system capacitive load for TTL outputs.
- (4) Edit the default system capacitive load for ECL outputs.
- (5) Edit the system capacitive load for a specific pin or pins.
- (6) Edit the package pin capacitance for a specific pin or pins.
- (7) Edit the ECL Resistive Load for a specific pin or pins.
- (8) Edit the Frequency for a specific pin or pins.

Enter the number of the item you wish to perform:

Running AMCCANN

FIGURE A5

Date: 16 SEP 88 16:11 File: ERC/AMCCANN.LST

```
*****  
*          AMCC Schematic Data Interface      *  
*          Revision [1.0]                      *  
*****
```

Netlister version number =	7.08
SDI version number =	2.10
Netlist generation date =	19 SEP 1988
Netlist generation time =	14:25
Engineering workstation type =	DAISY/DNIX
Engineering workstation path name =	/USER/CLASS/MUX16
Product Name =	MUX16
Product Number =	XXXX
Product Grade =	MIL
EWS Library =	Q5000
EWS Library Rev =	804
Macro Parameter family =	Q5000
The ARRAY type =	Q5000T
Chip Macro Name =	Q5000TTTL10K
Circuit Family =	Q5000
Circuit Technology =	P
ECL Level =	10K

```
*****  
*          AMCC Delay Annotation           *  
*          VERSION 3.30                      *  
*****
```

```
Path Name /USER/CLASS/MUX16 ..  
Product Name PRODUCT_NAME  
Circuit family Q5000  
Circuit technology P  
Date 16 SEP 1988  
Time 12:43  
Product Grade PRODUCT_GRADE
```

MIN front annotation file created for DAISY/DNIX
NOM front annotation file created for DAISY/DNIX
MIL front annotation file created for DAISY/DNIX

No errors found.

Discard This File

FIGURE A6

Sample OUTPUT.DLY (data file)

Date:	14 SEP 88 14:09	File:	ERC/OUTPUT.DLY		
Pkgkey	1 systtl1_cap	15.00	sysctl_cap	10.00	pkgmin_cap
EXTCLK	0.00	0.00	0.00	10.00	10.00
OUT001	10.00	4.00	5.30	6.20	6.20
OUTC	10.00	4.00	5.30	6.20	6.20
OUTE	10.00	4.00	5.30	6.20	6.20
PARAM	10.00	4.00	5.30	6.20	6.20
YOUTPT	10.00	4.00	5.30	6.20	6.20
	12.00	12.00	12.00	12.00	12.00
					55.00
Date:	16 SEP 88 16:14	File:	ERC/OUTPUT.DLY	*	Used In execution
Pkgkey	3 systtl1_cap	15.00	sysctl_cap	5.00	pkgmin_cap
EXTCLK	0.00	0.00	0.00	10.00	10.00
OUT001	5.00	3.80	4.40	4.90	4.90
OUTC	5.00	3.80	4.40	4.90	4.90
OUTE	5.00	3.80	4.40	4.90	4.90
PARAM	5.00	3.80	4.40	4.90	4.90
YOUTPT	5.00	12.00	12.00	12.00	12.00
					55.00
Date:	27 AUG 86 13:22	File:	ERC/OUTPUT.DLY		
Pkgkey	11 systtl1_cap	15.00	sysctl_cap	5.00	pkgmin_cap
DATA	0.00	0.00	0.00	80.00	80.00
EXTCLK	0.00	0.00	0.00	100.00	100.00
EXTST	0.00	0.00	0.00	300.00	300.00
OUT001	5.00	2.40	3.00	3.60	3.60
OUTC	5.00	2.40	3.00	3.60	3.60
OUTE	5.00	2.40	3.00	3.60	3.60
PARAM	50.00	2.40	3.00	3.60	3.60
YOUTPT	10.00	2.40	3.00	3.60	3.60
					55.00

APNOTE 1.DNIX A21

Date: 19 SEP 88 14:32 File: ERC/AMCCPKG.LST

```
***** AMCC Output Loading System *****
* Version 1.00 *
Netlist Version number = 796
SDI version number = 2.1B
Netlist generation date = 19 SEP 1988
Netlist generation time = 14:25
Engineering workstation path name = DAISY/DNIX
Product Name = MUX16 /USER/CLASS/MUX16
Product Number = XXXX
Product Grade = NIL
EVS Library = Q5000
EVS Library Rev = 0.94
Macro Parameter Family =
The ARRAY type =
Chip Macro Name =
Circuit Family =
Circuit Technology =
ECL Level =

```

```
***** Netlist Version 1.00 *****
Netlist Version number = 796
SDI version number = 2.1B
Netlist generation date = 19 SEP 1988
Netlist generation time = 14:25
Engineering workstation path name = DAISY/DNIX
Product Name = MUX16 /USER/CLASS/MUX16
Product Number = XXXX
Product Grade = NIL
EVS Library = Q5000
EVS Library Rev = 0.94
Macro Parameter Family =
The ARRAY type =
Chip Macro Name =
Circuit Family =
Circuit Technology =
ECL Level =

```

Item #	Signal Name	Instance Name	Macro Name	PdQ	Frq MHz	Package Capacitance		
						ECL R	System Pd	Typ Pf
1	IDAT6	IS8001	IT111H					
2	IDAT1	IS8002	IT111H					
3	IDAT10	IS8011	IT111H					
4	IDAT11	IS8012	IT111H					
5	IDAT12	IS8013	IT111H					
6	IDAT13	IS8014	IT111H					
7	IDAT14	IS8015	IT111H					
8	IDAT15	IS8016	IT111H					
9	IDAT2	IS8003	IT111H					
10	IDAT3	IS8004	IT111H					
11	IDAT4	IS8005	IT111H					
12	IDAT5	IS8006	IT111H					
13	IDAT6	IS8007	IT111H					
14	IDAT7	IS8008	IT111H					
15	IDAT8	IS8009	IT111H					
16	IDAT9	IS8010	IT111H					
17	EXTCLK	IS8021	IE93					
18	EXTST	IS8022	IE93					
19	IN8006	IE00066	IE86					
20	OUT801	IE00006	IE87					
21	IOUTC	IE0001	IE87					
22	ROUTE	IE00002	IE87					
23	IPAKAM	IE00008	IE81					
24	ISELECT0	IS8028	IT111H					
25	ISELECT1	IS8019	IT111H					

AMCCPKG.LST

FIGURE A8

26	!SELCT2	!SELCT3	!SELCT4	!SELCT5	!SELCT6
27	!VOUTPT	!DE2290	!DE389	!T11H	!T11H
28	!ITGND	!GNT03	!TGND	!TGND	!TGND
29	!ITGND	!GRJ02	!TGND	!TGND	!TGND
30	!ITGND	!GNJ01	!TGND	!TGND	!TGND
31	!ITPWR	!PVW02	!ITPWR	!ITPWR	!ITPWR
32	!ITPWR	!PVW01	!ITPWR	!ITPWR	!ITPWR
33	!ITPWR	!PVW00	!ITPWR	!ITPWR	!ITPWR
34	!ITPWR	!PVW00	!IEVCC	!IEVCC	!IEVCC
35	!OECLVCC	!PWE006	!PWE005	!PWE004	!PWE003
36	!OECLVCC	!PWE005	!IEVCC	!IEVCC	!IEVCC
37	!OECLVCC	!PWE004	!IEVCC	!IEVCC	!IEVCC
38	!ECL10VCC	!ECL10VCC	!ECL10VCC	!ECL10VCC	!ECL10VCC
39	!ECL10VCC	!ECL10VCC	!ECL10VCC	!ECL10VCC	!ECL10VCC
40	!ECL10VCC	!ECL10VCC	!ECL10VCC	!ECL10VCC	!ECL10VCC
41	!ECL10VCC	!ECL10VCC	!ECL10VCC	!ECL10VCC	!ECL10VCC
42	!ECLVCC	!ECLVCC	!ECLVCC	!ECLVCC	!ECLVCC
43	!ECLVCC	!ECLVCC	!ECLVCC	!ECLVCC	!ECLVCC
44	!ECLVCC	!ECLVCC	!ECLVCC	!ECLVCC	!ECLVCC
45	!ECLVCC	!ECLVCC	!ECLVCC	!ECLVCC	!ECLVCC
46	!ECLVCC	!ECLVCC	!ECLVCC	!ECLVCC	!ECLVCC
47	!ECLVCC	!ECLVCC	!ECLVCC	!ECLVCC	!ECLVCC
48	!ECLVCC	!ECLVCC	!ECLVCC	!ECLVCC	!ECLVCC
49	!ECLVCC	!ECLVCC	!ECLVCC	!ECLVCC	!ECLVCC
50	!TTLGND	!TTLGND	!TTLGND	!TTLGND	!TTLGND
51	!TTLGND	!TTLGND	!TTLGND	!TTLGND	!TTLGND
52	!TTLGND	!TTLGND	!TTLGND	!TTLGND	!TTLGND
53	!TTLGND	!TTLGND	!TTLGND	!TTLGND	!TTLGND
54	!TTLGND	!TTLGND	!TTLGND	!TTLGND	!TTLGND
55	!TTLGND	!TTLGND	!TTLGND	!TTLGND	!TTLGND
56	!TTLGND	!TTLGND	!TTLGND	!TTLGND	!TTLGND
57	!TTLGND	!TTLVCC	!TTLVCC	!TTLVCC	!TTLVCC
58	!TTLVCC	!TTLVCC	!TTLVCC	!TTLVCC	!TTLVCC
59	!TTLVCC	!TTLVCC	!TTLVCC	!TTLVCC	!TTLVCC
60	!TTLVCC	!TTLVCC	!TTLVCC	!TTLVCC	!TTLVCC
61	!TTLVCC	!TTLVCC	!TTLVCC	!TTLVCC	!TTLVCC
					139
					2
					47
					94
					152
					173
					60
					81
					153
					172
					61
					80
					1
					140
					141
					164
					48
					49
					92
					93
					142
					163
					50
					91

FIGURE A8 CONTINUED

Date: 19 SEP 88 14:34 File: FNTMIL.DSY

/* Datsy design pathname: /USER/CLASS/MUX16 */

\$CONTROL

MODE ADD

SECTION DELAY:N:6

\$DELAY

	R	I	S	E	F	A	L	L	*/
	Typ	Min	Max	Typ	Min	Max	Max	Min	*/
@MUX16/4:XSIG1	=	0	0	0	0	0	0	0	:
@MUX16/4:XSIG2	=	0	0	0	0	0	0	0	:
@MUX16/4:XSIG27	=	26	23	28	51	46	56	56	:
@MUX16/4:XSIG42	=	26	23	28	51	46	56	56	:
@MUX16/4:XSIG5	=	0	0	0	0	0	0	0	:
@MUX16/4:XSIG54	=	26	23	28	51	46	56	56	:
@MUX16/2:INP0	=	13	12	14	26	23	28	28	:
@MUX16/2:INP1	=	13	12	14	26	23	28	28	:
@MUX16/2:INP10	=	13	12	14	26	23	28	28	:
@MUX16/2:INP11	=	13	12	14	26	23	28	28	:
@MUX16/2:INP12	=	13	12	14	26	23	28	28	:
@MUX16/2:INP13	=	13	12	14	26	23	28	28	:
@MUX16/2:INP14	=	13	12	14	26	23	28	28	:
@MUX16/2:INP15	=	13	12	14	26	23	28	28	:
@MUX16/2:INP2	=	13	12	14	26	23	28	28	:
@MUX16/2:INP3	=	13	12	14	26	23	28	28	:
@MUX16/2:INP4	=	13	12	14	26	23	28	28	:
@MUX16/2:INP5	=	13	12	14	26	23	28	28	:
@MUX16/2:INP6	=	13	12	14	26	23	28	28	:
@MUX16/2:INP7	=	13	12	14	26	23	28	28	:
@MUX16/2:INP8	=	13	12	14	26	23	28	28	:
@MUX16/2:INP9	=	13	12	14	26	23	28	28	:
@MUX16/2:INTCLK	=	26	23	28	26	23	28	28	:
@MUX16/2:INTQN	=	13	12	14	26	23	28	28	:
@MUX16/2:INTRST	=	26	23	28	26	23	28	28	:
@MUX16/2:INTY0	=	13	12	14	26	23	28	28	:
@MUX16/2:INTY1	=	13	12	14	26	23	28	28	:
@MUX16/2:INTY2	=	13	12	14	26	23	28	28	:
@MUX16/2:INTY3	=	13	12	14	26	23	28	28	:
@MUX16/2:INTY4	=	13	12	14	26	23	28	28	:
@MUX16/3:PARA1	=	13	12	14	26	23	28	28	:
@MUX16/3:PARA10	=	13	12	14	26	23	28	28	:
@MUX16/3:PARA11	=	13	12	14	26	23	28	28	:
@MUX16/3:PARA12	=	13	12	14	26	23	28	28	:
@MUX16/3:PARA13	=	13	12	14	26	23	28	28	:
@MUX16/3:PARA14	=	13	12	14	26	23	28	28	:
@MUX16/3:PARA15	=	13	12	14	26	23	28	28	:
@MUX16/3:PARA16	=	13	12	14	26	23	28	28	:
@MUX16/3:PARA17	=	13	12	14	26	23	28	28	:
@MUX16/3:PARA18	=	13	12	14	26	23	28	28	:
@MUX16/3:PARA19	=	13	12	14	26	23	28	28	:
@MUX16/3:PARA2	=	13	12	14	26	23	28	28	:
@MUX16/3:PARA20	=	13	12	14	26	23	28	28	:
@MUX16/3:PARA3	=	13	12	14	26	23	28	28	:
@MUX16/3:PARA4	=	13	12	14	26	23	28	28	:
@MUX16/3:PARA5	=	13	12	14	26	23	28	28	:
@MUX16/3:PARA6	=	13	12	14	26	23	28	28	:
@MUX16/3:PARA7	=	13	12	14	26	23	28	28	:
@MUX16/3:PARA8	=	13	12	14	26	23	28	28	:
@MUX16/3:PARA9	=	13	12	14	26	23	28	28	:
@MUX16/2:PARCLK	=	26	23	28	26	23	28	28	:
@MUX16/2:PARRST	=	26	23	28	26	23	28	28	:
@MUX16/2:SEL0	=	36	33	40	72	65	80	80	:
@MUX16/2:SEL1	=	36	33	40	72	65	80	80	:
@MUX16/2:SEL2	=	13	12	14	26	23	28	28	:
@MUX16/2:SEL3	=	13	12	14	26	23	28	28	:

OUTPUT LOAD DELAYS

@MUX16/4:OUTB01	=	56	47	65	46	39	53	:
@MUX16/4:OUTC	=	56	47	65	46	39	53	:
@MUX16/4:OUTE	=	56	47	65	46	39	53	:
@MUX16/4:PARAM	=	56	47	65	46	39	53	:
@MUX16/2:YOUTPT	=	101	91	111	83	75	91	:
SEND								

Front-Annotation

FIGURE A9

APNOTE 1.DNX A24

shell@US-02:~\$ CURRENT_CONTEXT: /user/class/mux16



APPLIED MICRO CIRCUITS CORPORATION VERSION [3.01]

- 1: Part One: Run DANCE, DRINK, AGIF and ERCs
- 2: Part Two: Run AMCCANN
- 3: Part Three: Run SIFT and SOM_MAKER
- 4: Part Four: Run SOM and TCAL
- 5: Part Five: Run AMCCSIMFMT
- 6: Part Six: Run AMCCURC
- 0: Exit Program:

Please Enter [0 - 6] : >3

Please Enter Product Grade (MIN, NOM, COM or MIL) : >MIL

***** RUNNING SIFT *****

FAMILY = /NET/GMLA/EAGLE/AMCC_INH/QS000_LIBS GRADE = MIL

***** SIFT OK !!!!! *****

***** RUNNING SING TO SOM *****

SOM_MAKER Rev[1.2]

Number of nets written to SOM_MCF.SING = 23
Number of nets written to FORMAT (DLS) = 28

* * To run the SCRIPT file generated by this DML *
* * program type FMT_CSD.SING <or> *
* * The SOM Master Control File is named SOM_MCF.SING *
* * ****

***** SING TO DAISY OK !!!!! *****

***** RUNNING FMT_CSD.SING *****

SIFT and SOM_MAKER

FIGURE A10
APNOTE 1.DNIX A25

CLASS809> RUN_AMCC



APPLIED MICRO CIRCUITS CORPORATION TM VERSION [3.0]

1: Part One: Run DANCE, DRINK, AGIF and ERCs

2: Part Two: Run AMCCANN

3: Part Three: Run SIFT and SOM MAKER

4: Part Four: Run SOM and TCAL

5: Part Five: Run AMCCSIMFMT

6: Part Six: Run AMCCURC

0: Exit Program:

Please Enter [0 - 6] : >4

Please Enter SOM Master Control File : >FUNCTION.SING

Please Enter TCAL Delay File : >FNTRMIL.DSY

SOM and TCAL Link For Simulation

FIGURE A11

Date: 19 SEP 88 16:46 File: FUNCTION.SING

```
*****
* DESIGN PATH /USER/CLASS/MUX16 DATE 24 MAY 1988 13:38
* COMPANY AMCC CIRCUIT_NAME 16:1 MUX_
* ARRAY _05000 SERIES PO# ____ REV _____
* DESIGNER DEW _____
* What tests does this control file support: _____
* _FUNCTIONAL TESTS - ALL _____
* _100% X FAULT GRADE COVERAGE VIA MINIMAL TEST SEQUENCE
*****
```

**** Configuration section ****/

SCONFIGURATION

```
GATE_ACTIVITY_LEVEL := 100;
IMMEDIATE_ACTIVITY_LEVEL := 100;
TIMING_CHECK := 1;
```

*** Signal generator section ***/

\$SIGNAL_GENERATORS

```
@MUX16/3:DATA0 := 00:F1, 040000:F0, 060000:F1;
@MUX16/3:DATA1 := 00:F0, 046000:F1, 046000:F0, 01000000:F1, 01020000:F0;
@MUX16/3:DATA2 := 00:F0, 094000:F1, 094000:F0, 01000000:F1, 01020000:F0;
@MUX16/3:DATA3 := 00:F1, 052000:F0, 054000:F1;
@MUX16/3:DATA4 := 00:F0, 010000:F1, 012000:F0, 01000000:F1, 01020000:F0;
@MUX16/3:DATA5 := 00:F1, 040000:F0, 042000:F1;
@MUX16/3:DATA6 := 00:F1, 088000:F0, 090000:F1;
@MUX16/3:DATA7 := 00:F0, 058000:F1, 060000:F0, 01000000:F1, 01020000:F0;
@MUX16/3:DATA8 := 00:F0, 022000:F1, 024000:F0, 01000000:F1, 01020000:F0;
@MUX16/3:DATA9 := 00:F1, 028000:F0, 030000:F1;
@MUX16/3:DATA10 := 00:F1, 076000:F0, 078000:F1;
@MUX16/3:DATA11 := 00:F0, 070000:F1, 072000:F0, 01000000:F1, 01020000:F0;
@MUX16/3:DATA12 := 00:F1, 016000:F0, 018000:F1;
@MUX16/3:DATA13 := 00:F0, 034000:F1, 036000:F0, 01000000:F1, 01020000:F0;
@MUX16/3:DATA14 := 00:F0, 082000:F1, 084000:F0, 01000000:F1, 01020000:F0;
@MUX16/3:DATA15 := 00:F1, 064000:F0, 066000:F1;

@MUX16/2:EXTCLK := 00:F0, [10000:F0, 10000:F1]*;
@MUX16/2:EXTRST := 00:F1, 02000:F0, 01000000:F1, 01020000:F0;
@MUX16/3:SELCT0 := 00:F0, 026000:F1, 074000:F0, 01000000:F1, 01020000:F0;
@MUX16/3:SELCT1 := 00:F0, 058000:F1, 090000:F0, 01000000:F1, 01020000:F0;
@MUX16/3:SELCT2 := 00:F0, 080000:F1, 020000:F0,
032000:F1, 044000:F0,
056000:F1, 068000:F0,
080000:F1, 092000:F0, 01000000:F1, 01020000:F0;
@MUX16/3:SELCT3 := 00:F0, 014000:F1, 038000:F0,
062000:F1, 006000:F0, 01000000:F1, 01020000:F0;
```

FUNCTION.SING: SOM_MCF.SING edited for functional simulation

FIGURE A12

```

/* SET THERMAL DIODE INPUT STEADY */
@MUX16/4:IN001 := 00:F1;
/* ===== */
$OUTPUTS
FILE /USER/CLASS/MUX16/FUNCTION.VLAF <-
/*
/* LIST ALL PRIMARY INPUTS; EXCLUDE THERMAL DIODES, */
/* MONITOR POINTS AND VBxx MACRO SIGNALS */
/*
@MUX16/2:EXTCLK, EXTRST,
@MUX16/3:SELCT3, SELCT2, SELCT1, SELCT0,
@MUX16/3:DAT0, DAT1, DAT2, DAT3, DAT4, DAT5, DAT6, DAT7,
@MUX16/3:DAT8, DAT9, DAT10, DAT11, DAT12, DAT13, DAT14, DAT15,
/*
/* LIST ALL PRIMARY OUTPUTS; EXCLUDE THERMAL DIODES, */
/* MONITOR POINTS AND VBxx MACRO SIGNALS */
/*
@MUX16/2:YOUTPT,
@MUX16/4:PARAM;

/*
/* LIST INTERNAL 3-STATE ENABLES, BIDIRECTIONAL
/*    ENABLES HERE
/*    IF ANY
/*
SEND

```

FIGURE A12 CONTINUED



APPLIED MICRO CIRCUITS CORPORATION  VERSION [3.0]

- 1: Part One: Run DANCE, DRINK, AGIF and ERCA
- 2: Part Two: Run AMCCANN
- 3: Part Three: Run SIFT and SOM MAKER
- 4: Part Four: Run SOM and TCAL
- 5: Part Five: Run AMCCSIMFMT
- 6: Part Six: Run AMCCURC
- 0: Exit Program:

Please Enter [0 - 6] : >5

VLAIF Conversion Rev[1.0]

Enter VLAIF (input) file name: FUNCTION.VLAF

Enter SIM (output) file name: FUNCTION.VEC

Choose from menu -

- 1 : VLAIF to SIM FORMAT (NO parenthesis).
- 2 : VLAIF to SIM FORMAT (with parenthesis).

Enter choice [1 or 2]: 1

Do you want DATA separated in columns [Y / N] ? Y

Enter Number of DATA per column: 22

<<< Processing VLAIF Nets >>>
<<< Processing VLAIF Vectors >>>
>>> Time ZERO (0) not output from VLAIF file.
>>> (103) lines of Vectors output.

>>> AMCCSIMFMT conversion completed with NO error(s).

AMCCSIMFMT

FIGURE A13

Date: 27 AUG 86 12:45 File: SIMFMTFN.01

1***CIRCUIT IDENTIFICATION =

E E S S S S O D D D D O D D D D D D D Y P
X X E E E A A A A A A A A A A A A A A A A A A Q A
T T L L L L T T T T T T T T T T T T T T T T T T U R
C R C C C C 0 1 2 3 4 5 6 7 8 9 1 1 1 1 1 1 T A
L S T T T T 0 1 2 3 4 5 P M
K T 3 2 1 0 T

TIME

9999 0100001001011001101001 01
19999 1100001001011001101001 01
29999 0000001001011001101001 01
39999 1000001001011001101001 11
49999 0000000001011001101001 11
59999 1000000001011001101001 01
69999 0000000001011001101001 01
79999 1000001001011001101001 11
89999 0001000001011001101001 11
99999 10010001001011001101001 01
109999 00010001001111001101001 01
119999 10010001001111001101001 11
129999 00010001001011001101001 11
139999 10010001001011001101001 01
149999 000110001001011001101001 01
159999 01010001001011001101001 11
169999 00110001001011001100001 11
179999 10110001001011001100001 01
189999 00110001001011001101001 01
199999 10110001001011001101001 11
209999 0010001001011001101001 11
219999 101000010001011001101001 01
229999 001000010001011001101001 01
239999 101000010001011001101001 11
249999 001000010001011001101001 11
259999 101000010001011001101001 01
269999 001000110001011001101001 01
279999 101000110001011001101001 11
289999 001000110001011000101001 11
299999 101000110001011000101001 01
309999 0010001100010110001101001 01
319999 1010001100010110001101001 11
329999 0011001100010110001101001 11
339999 1011001100010110001101001 01
349999 0011001100010110001101001 01
359999 1011001100010110001101001 11
369999 0011001100010110001101001 11
379999 1011001100010110001101001 01
389999 0001001100010110001101001 01
399999 10001001100010110001101001 11
409999 00001001100010110001101001 11
419999 10001001100010110001101001 01
429999 00001001100010110001101001 01
439999 10001001100010110001101001 11
449999 0000001100010110001101001 11
459999 1000001100010110001101001 01
469999 0000001110010110001101001 01
479999 1000001110010110001101001 11
489999 0000001100010110001101001 11
499999 1000001100010110001101001 01
509999 000011100010110001101001 01
519999 100011100010110001101001 11

FUNCTION.VEC

FIGURE A14

529999	0000111000011001101001 11
539999	1000111000011001101001 01
549999	0000111001011001101001 01
559999	1000111001011001101001 11
569999	0001111001011001101001 11
579999	1001111001011001101001 01
589999	0001111001011001101001 01
599999	1001111001011001101001 11
609999	0001111001011001101001 11
619999	1001111001011001101001 01
629999	0001111001011001101001 01
639999	1011111001011001101001 11
649999	0001111001011001101001 11
659999	1011111001011001101001 01
669999	0001111001011001101001 01
679999	1011111001011001101001 11
689999	00010111001011001101001 11
699999	1010111001011001101001 01
709999	00010111001011001101001 01
719999	1010111001011001111001 11
729999	0010111001011001101001 11
739999	1010111001011001101001 01
749999	0010101001011001101001 01
759999	1010101001011001101001 11
769999	00010101001011001001001 11
779999	1010101001011001001001 01
789999	0010101001011001101001 01
799999	1010101001011001101001 11
809999	0011101001011001101001 01
819999	1011101001011001101001 01
829999	00011101001011001101001 01
839999	1011101001011001101001 11
849999	0001101001011001101001 11
859999	1011101001011001101001 01
869999	0001101001011001101001 01
879999	1001101001011001101001 11
889999	00001101001010001101001 11
899999	10001101001010001101001 01
909999	00001101001011001101001 01
919999	10001101001011001101001 11
929999	00000101001011001101001 11
939999	10000101001011001101001 01
949999	0000010100110011001101001 01
959999	100001010110011001101001 11
969999	0000010100010011001101001 11
979999	1000010100010011001101001 01
989999	0000000100010011001101001 01
999999	1000000100010011001101001 11
1009999	011111111111111111111111 01
1019999	111111111111111111111111 00
1029999	000000010011001101001 01

FIGURE A14 CONTINUED

CLASS809> RUN_AMCC



APPLIED MICRO CIRCUITS CORPORATION

VERSION [3.0]

- 1: Part One: Run DANCE, DRINK, AGIF and ERCs
- 2: Part Two: Run AMCCANN
- 3: Part Three: Run SIFT and SOM MAKER
- 4: Part Four: Run SOM and TCAL
- 5: Part Five: Run AMCCSIMFMT
- 6: Part Six: Run AMCCVRC
- 0: Exit Program:

Please Enter [0 - 6] : >6

AMCCVRC VERSION 3.00

Enter the SDI file name (input) > ERC/CIRCUIT.SDI

Enter the AMCCSIM file name (input) > FUNCTION.VEC

What type of check do you want to do?

- 0) Quit
- 1) Race conditions
- 2) Simultaneously Switching Outputs
- 3) Unknown signals
- 4) Signal Toggle check
- 5) Required Signal check
- 6) Differential Input check
- 7) Vector Length check
- 8) All but Race (Tests 2 to 7)
- 10) All the above (Tests 1 to 7)
- 11) Change error limit

Enter choice (0..11) >10

Enter the signal analysis file (input)>SIGNAL.DAT

>>> Creating working files

----- Race CHECK -----

>>> phase 1 - phase 2 - phase 3 - phase 4 - phase 5 - phase 6

FIGURE A15

AMCCVRC

APNOTE 1.DNIX A32

```
C:\PASCAL\VS5.0\BIN>CURRENT CONTEXT: C:\USER\CLASS\MUX16
Enter choice (0..11) >10

Enter the signal analysis file (input)>SIGNAL.DAT

>>> Creating working files

----- Race CHECK -----
>>> phase 1 - phase 2 - phase 3 - phase 4 - phase 5 - phase 6

----- SSO CHECK -----
>>> phase 1 - phase 2 - phase 3 - phase 4

----- Unknown signal CHECK -----
>>> phase 1 - phase 2 - phase 3 - phase 4

----- Signal Toggle Check -----
>>> phase 1 - phase 2 - phase 3 - phase 4

----- Required Signal Check -----
>>> phase 1 - phase 2 - phase 3 - phase 4

----- DIFFIP CHECK -----
>>> phase 1 - phase 2 - phase 3 - phase 4

----- Vector Length Check -----
```

>>> phase 1

What type of check do you want to do?

- 0) Quit
- 1) Race conditions
- 2) Simultaneously Switching Outputs
- 3) Unknown signals
- 4) Signal Toggle check
- 5) Required Signal check
- 6) Differential Input check
- 7) Vector Length check
- 8) All but Race (Tests 2 to 7)
- 9) All the above (Tests 1 to 7)
- 10) Change error limit
- 11) Change error limit

Enter choice (0..11) >0

FIGURE A15 CONTINUED

SIGNAL ANALYSIS FILE

```
Date: 19 SEP 88 14:31 File: SIGNAL.DAT  
EXTCLK + EXCEPT!
```

Date: 19 SEP 88 10:13 File: AMCCVRC.LST

```
*****  
* Race Condition Checker *  
* VERSION 2.90 *  
*****
```

```
Path Name /USER/CLASS/MUX16  
Product Name MUX16  
Circuit family Q5000  
Circuit technology P  
Date 19 SEP 1988  
Time 14:25  
Product Grade MIL
```

No errors found.

```
*****  
* Simultaneously Switching Output Checker *  
* VERSION 2.90 *  
*****
```

```
Path Name /USER/CLASS/MUX16  
Product Name MUX16  
Circuit family Q5000  
Circuit technology P  
Date 19 SEP 1988  
Time 14:25  
Product Grade MIL
```

No errors found.

```
*****  
* Unknown Signal State Checker *  
* VERSION 2.90 *  
*****
```

```
Path Name /USER/CLASS/MUX16  
Product Name MUX16  
Circuit family Q5000  
Circuit technology P  
Date 19 SEP 1988  
Time 14:25  
Product Grade MIL
```

No errors found.

AMCCVRC.LST

FIGURE A16

```
*****  
*          Differential Input Checker  
*          VERSION 2.90  
*****
```

Path Name /USER/CLASS/MUX16
Product Name MUX16
Circuit family Q5000
Circuit technology P
Date 19 SEP 1988
Time 14:25
Product Grade MIL

The following signals are differential:

No errors found.

```
*****  
*          REQUIRED SIGNAL CHECK  
*          VERSION 2.90  
*****
```

Path Name /USER/CLASS/MUX16
Product Name MUX16
Circuit family Q5000
Circuit technology P
Date 19 SEP 1988
Time 14:25
Product Grade MIL

No errors found.

```
*****  
*          Signal Toggle Check  
*          VERSION 2.90  
*****
```

Path Name /USER/CLASS/MUX16
Product Name MUX16
Circuit family Q5000
Circuit technology P
Date 19 SEP 1988
Time 14:25
Product Grade MIL

No errors found.

FIGURE A16 CONTINUED

```
*****  
*          Vector Length Check          *  
*          VERSION 3.00                 *  
*****
```

Path Name /USER/CLASS/MUX16
Product Name MUX16
Circuit family Q5000
Circuit technology P
Date 19 SEP 1988
Time 14:25
Product Grade MIL

No errors found.

```
*****  
*          VRC report summary          *  
*          VERSION 3.00                 *  
*****
```

Path Name /USER/CLASS/MUX16
Product Name MUX16
Circuit family Q5000
Circuit technology P
Date 19 SEP 1988
Time 14:25
Product Grade MIL

Test number	1	Had	Ø	Errors
Test number	2	Had	Ø	Errors
Test number	3	Had	Ø	Errors
Test number	4	Had	Ø	Errors
Test number	5	Had	Ø	Errors
Test number	6	Had	Ø	Errors
Test number	7	Had	Ø	Errors

FIGURE A16 CONTINUED

Date: 30 AUG 86 12:49 File: SIMFMTAS.01

****CIRCUIT IDENTIFICATION =

EESSSSDDDDDDDDDDDDDDDD YP
XXEEEEAAAAAAABBBBBB OA
TTLLLLTTTTTTTTTTTT UR
CRCCCC@123456789111111 TA
LSTTTT @12345 PM
KT321@ T

TIME

499	01000001001011001101001 01
999	11000001001011001101001 01
1499	00000001001011001101001 01
1999	10000001001011001101001 01
2499	0000000001011001101001 11
2999	1000000001011001101001 01
3499	00000001001011001101001 01
3999	10000001001011001101001 01
4499	00001001001011001101001 11
4999	10010001001011001101001 01
5499	00001001001111001101001 01
5999	10010001001111001101001 01
6499	00001001001011001101001 11
6999	10001001001011001101001 01
7499	00110001001011001101001 01
7999	10110001001011001101001 01
8499	00010001001011001101001 11
8999	10110001001011001101001 01
9499	00010001001011001101001 01
9999	10110001001011001101001 01
10499	000100010001011001101001 11
10999	101000010001011001101001 01
11499	000100010001011001101001 01
11999	101000010001011001101001 01
12499	000100010001011001101001 11
12999	101000010001011001101001 01
13499	000100010001011001101001 01
13999	101000010001011001101001 01
14499	000100010001011000101001 11
14999	101000010001011000101001 01
15499	0001000100010110001101001 01
15999	1010000100010110001101001 01
16499	0001000100010110001101001 11
16999	1011000100010110001101001 01
17499	0001000100010110001101101 01
17999	1011000100010110001101101 01
18499	0001000100010110001101001 11
18999	1011000100010110001101001 01
19499	0000100100010110001101001 01
19999	1000100100010110001101001 01
20499	000010010001001001101001 11
20999	100010010001001001101001 01
21499	000010010001001001101001 01
21999	100010010001001001101001 01
22499	00000010001001001101001 11
22999	10000010001001001101001 01
23499	00000011001001001101001 01
23999	10000011001001001101001 01
24499	00000011001001001101001 11
24999	10000011001001001101001 01
25499	0000011001001001101001 01
25999	1000011001001001101001 01

SAMPLED AT-SPEED

FIGURE A17

26499	00000111000011001101001	11
26999	1000111000011001101001	01
27499	0000111001011001101001	01
27999	1000111001011001101001	01
28499	0001111001011001101001	11
28999	1001111001011001101001	01
29499	0001111001011001101001	01
29999	1001111001011001101001	01
30499	0001111001011001101001	11
30999	1001111001011001101001	01
31499	0011111001011001101001	01
31999	1011111001011001101001	01
32499	0011111001011001101000	11
32999	1011111001011001101000	01
33499	0011111001011001101001	01
33999	1011111001011001101001	01
34499	0010111001011001101001	11
34999	1010111001011001101001	01
35499	0010111001011001111001	01
35999	1010111001011001111001	01
36499	0010111001011001101001	11
36999	1010111001011001101001	01
37499	0010101001011001101001	01
37999	1010101001011001101001	01
38499	0010101001011001001001	11
38999	1010101001011001001001	01
39499	0010101001011001101001	01
39999	1010101001011001101001	01
40499	0011101001011001101001	11
40999	1011101001011001101001	01
41499	0011101001011001101011	01
41999	1011101001011001101011	01
42499	0011101001011001101001	11
42999	1011101001011001101001	01
43499	0001101001011001101001	01
43999	1001101001011001101001	01
44499	0001101001010001101001	11
44999	1001101001010001101001	01
45499	0001101001011001101001	01
45999	1001101001011001101001	01
46499	0000101001011001101001	11
46999	1000101001011001101001	01
47499	0000101011011001101001	01
47999	1000101011011001101001	01
48499	0000101001011001101001	11
48999	1000101001011001101001	01
49499	0000001001011001101001	01
49999	1000001001011001101001	01

FIGURE A17 CONTINUED

Date: 19 SEP 88 15:48 File: ATSPEED.POC.SING

```
/*
 * DESIGN PATH /USER/CLASS/MUX16 DATE 12 FEB 1986 13:30
 * COMPANY AMCC CIRCUIT_NAME 16:1 MUX_
 * ARRAY Q5000 SERIES PO# -- REV --
 * DESIGNER DEW
 *
 * What tests does this control file support: _____
 * ATSPEED TESTS - ALL PATHS _____
 * 70/38 CLOCK
 ****/
```

/* Configuration section ****/

\$CONFIGURATION

```
GATE_ACTIVITY_LEVEL := 100;
IMMEDIATE_ACTIVITY_LEVEL := 100;
TIMING_CHECK := 1;
```

/* Signal generator section ****/

\$SIGNAL_GENERATORS

```
@MUX16/3:DAT0 := 00:F1, 02000:F0, 03000:F1;
@MUX16/2:DAT1 := 00:F0, 02300:F1, 02400:F0;
@MUX16/2:DAT2 := 00:F0, 04700:F1, 04800:F0;
@MUX16/3:DAT3 := 00:F1, 02600:F0, 02700:F1;
@MUX16/3:DAT4 := 00:F0, 05000:F1, 06000:F0;
@MUX16/3:DAT5 := 00:F1, 02000:F0, 02100:F1;
@MUX16/3:DAT6 := 00:F1, 04400:F0, 04500:F1;
@MUX16/3:DAT7 := 00:F0, 02900:F1, 03000:F0;
@MUX16/2:DAT8 := 00:F0, 01100:F1, 01200:F0;
@MUX16/3:DAT9 := 00:F1, 01400:F0, 01500:F1;
@MUX16/3:DAT10 := 00:F1, 03800:F0, 03900:F1;
@MUX16/2:DAT11 := 00:F0, 03500:F1, 03600:F0;
@MUX16/3:DAT12 := 00:F1, 00000:F0, 00000:F1;
@MUX16/3:DAT13 := 00:F0, 01700:F1, 01800:F0;
@MUX16/3:DAT14 := 00:F0, 04100:F1, 04200:F0;
@MUX16/3:DAT15 := 00:F1, 03200:F0, 03300:F1;

@MUX16/2:EXTCLK := 00:F0, [700:F0, 300:F1]**;
@MUX16/2:EXTRST := 00:F1, 01000:F0;
@MUX16/3:SELCT0 := 00:F0, 010000:F1, 037000:F0;
@MUX16/3:SELCT1 := 00:F0, 025000:F1, 049000:F0;
@MUX16/3:SELCT2 := 00:F0, 040000:F1, 010000:F0,
    010000:F1, 022000:F0,
    028000:F1, 034300:F0,
    040000:F1, 046000:F0;
@MUX16/3:SELCT3 := 00:F0, 07000:F1, 019000:F0,
    031000:F1, 043000:F0;
```

@MUX16/4:IN001 := 00:F1;

/* ===== */

\$OUTPUTS
PRINT_ON_CHANGE

```
FILE /USER/CLASS/MUX16/ATSPEED.VLAF <-
@MUX16/2:EXTCLK, EXTRST,
@MUX16/3:SELCT3, SELCT2, SELCT1, SELCT0,
@MUX16/3:DAT0, DAT1, DAT2, DAT3, DAT4, DAT5, DAT6, DAT7,
@MUX16/3:DAT8, DAT9, DAT10, DAT11, DAT12, DAT13, DAT14, DAT15,
@MUX16/2:YOUTPT,
@MUX16/4:PARAM;
```

SEND

FIGURE A18

SOM_MCF.SING edited for AT-SPEED PRINT-ON-CHANGE
APNOTE 1.DNIX A39

Date: 30 AUG 86 13:06 File: POCFMTAS.B1

****CIRCUIT IDENTIFICATION =

EESSSSDDDDDDDDDDDDDD YP
XXEEEEAAAAAAA AAAAAA OA
TTLTTT TTTTTTTTTTTT UR
CRCCCC0123456789111111 TA
LSTTTT 012345 PM
KT3210 T

TIME

7000	11000001001011001101001 01
10000	000000010010011001101001 01
17000	100000010010011001101001 01
20000	000000000010010011001001 01
2063	000000000010010011001001 11
27000	100000000010010011001001 11
30000	000000010001001100110001 11
3018	000000010001001100110001 01
37000	100000010001001100110001 01
40000	000100010001001100110001 01
4063	000100010001001100110001 11
47000	100100010001001100110001 11
50000	00010001000111100110001 11
5018	00010001000111100110001 01
57000	10010001000111100110001 01
60000	000100010001001100110001 01
6063	000100010001001100110001 11
67000	100100010001001100110001 11
70000	000110010001001100110001 11
7018	000110010001001100110001 01
77000	101100010001001100110001 01
80000	000110010001001100110001 01
8063	000110010001001100110001 11
87000	100100010001001100110001 11
90000	000110010001001100110001 11
9018	000110010001001100110001 01
97000	100100010001001100110001 01
100000	000100010001001100110001 01
10063	000100010001001100110001 11
107000	100100010001001100110001 11
110000	000100010001001100110001 11
11018	000100010001001100110001 01
117000	100100010001001100110001 01
120000	000100010001001100110001 01
12063	000100010001001100110001 11
127000	100100010001001100110001 11
130000	000100010001001100110001 11
13018	000100010001001100110001 01
137000	100100010001001100110001 01
140000	000100010001001100110001 01
14063	000100010001001100110001 11
147000	100100010001001100110001 11
150000	000100010001001100110001 11
15018	000100010001001100110001 01
157000	100100010001001100110001 01
160000	000110010001001100110001 01
16063	000110010001001100110001 11
167000	100110010001001100110001 11
170000	000110010001001100110001 11
17018	000110010001001100110001 01
177000	100110010001001100110001 01
180000	000110010001001100110001 01

PRINT-ON-CHANGE

AT-SPEED

FIGURE A19

18063	0011011001011001101001 11	40863	0011101001011001101001 11
18700	1011011001011001101001 11	40700	1011101001011001101001 11
19000	0001011001011001101001 11	41000	001101001011001101001 11
19010	0001011001011001101001 01	41010	0011101001011001101001 01
19700	1001011001011001101001 01	41700	1011101001011001101001 01
20000	0001011001001001101001 01	42000	0011101001011001101001 01
20063	0001011001001001101001 01	42663	0011101001011001101001 01
20700	1001011001001001101001 01	42700	1011101001011001101001 01
21000	0001011001011001101001 01	43000	0001101001011001101001 01
21010	0001011001011001101001 01	43010	0001101001011001101001 01
21700	1001011001011001101001 01	43018	0001101001011001101001 01
22000	0000011001011001101001 01	43700	1001101001011001101001 01
22063	0000011001011001101001 01	44000	0001101001011001101001 01
22700	1000011001011001101001 01	44663	0001101001011001101001 01
23000	0000011001011001101001 01	44700	1001101001011001101001 01
23010	0000011001011001101001 01	45000	00001101001011001101001 01
23700	1000011001011001101001 01	45010	00001101001011001101001 01
24000	0000011001011001101001 01	45700	0001101001011001101001 01
24063	0000011001011001101001 01	46000	0000101001011001101001 01
24700	1000011001011001101001 01	46463	0000101001011001101001 01
25000	0000011001011001101001 01	46700	1000101001011001101001 01
25010	0000011001011001101001 01	47000	000010101011001101001 01
25700	1000011001011001101001 01	47010	000010101011001101001 01
26000	0000011000011001101001 01	47700	100010101011001101001 01
26063	0000011000011001101001 01	48000	0000101001011001101001 01
26700	1000011000011001101001 01	48663	0000101001011001101001 01
27000	0000011000011001101001 01	48700	1000101001011001101001 01
27010	0000011000011001101001 01	49000	000000010001011001101001 01
27700	1000011000011001101001 01	49010	000000010001011001101001 01
28000	0000011000011001101001 01	49700	10000010001011001101001 01
28063	0000011000011001101001 01	50000	000000010001011001101001 01
28700	1000111001011001101001 01		
31000	0001111001011001101001 01		
31810	0001011001011001101001 01		
31700	1001111001011001101001 01		
32000	0001011001011001101001 01		
32063	0001111001011001101001 01		
32700	1001111001011001101001 01		
33000	0001111001011001101001 01		
33010	0001011001011001101001 01		
33700	1001111001011001101001 01		
34000	0001011001011001101001 01		
34063	0001011001011001101001 01		
34700	1001011001011001101001 01		
35000	0001011001011001101001 01		
35010	0001011001011001101001 01		
35700	1001011001011001101001 01		
36000	0001011001011001101001 01		
36063	0001011001011001101001 01		
36700	1001011001011001101001 01		
37000	0001011001011001101001 01		
37010	0001011001011001101001 01		
37700	1001011001011001101001 01		
38000	0001011001011001101001 01		
38063	0001011001011001101001 01		
38700	1001011001011001101001 01		
39000	0001011001011001101001 01		
39010	0001011001011001101001 01		
39700	1001011001011001101001 01		
40000	0001111001011001101001 01		

FIGURE A19 CONTINUED

Date: 19 SEP 88 14:48 File: PARAMETER.SING

```
*****
* DESIGN PATH /USER/CLASS/MUX16 DATE 24 MAY 1988 13:30
* COMPANY AMCC CIRCUIT_NAME 16:1 MUX_
* ARRAY _05000 SERIES PO# ____ REV ____
* DESIGNER DEW _____
* What tests does this control file support: _____
* __PARAMETRIC TESTS - ALL _____
****/
```

```
/** Configuration section ****/
```

```
$CONFIGURATION
```

```
GATE_ACTIVITY_LEVEL := 100;
IMMEDIATE_ACTIVITY_LEVEL := 100;
TIMING_CHECK := 1;
```

```
/** Signal generator section ****/
```

```
$SIGNAL_GENERATORS
```

```
@MUX16/3:DAT0 := @0:F1, @100000:F0, @200000:F1;
@MUX16/3:DAT1 := @0:F1, @300000:F0, @400000:F1;
@MUX16/3:DAT2 := @0:F1, @500000:F0, @600000:F1;
@MUX16/3:DAT3 := @0:F1, @700000:F0, @800000:F1;
@MUX16/3:DAT4 := @0:F1, @900000:F0, @1000000:F1;
@MUX16/3:DAT5 := @0:F1, @1100000:F0, @1200000:F1;
@MUX16/3:DAT6 := @0:F1, @1300000:F0, @1400000:F1;
@MUX16/3:DAT7 := @0:F1, @1500000:F0, @1600000:F1;
@MUX16/3:DAT8 := @0:F1, @1700000:F0, @1800000:F1;
@MUX16/3:DAT9 := @0:F1, @1900000:F0, @2000000:F1;
@MUX16/3:DAT10 := @0:F1, @2100000:F0, @2200000:F1;
@MUX16/3:DAT11 := @0:F1, @2300000:F0, @2400000:F1;
@MUX16/3:DAT12 := @0:F1, @2500000:F0, @2600000:F1;
@MUX16/3:DAT13 := @0:F1, @2700000:F0, @2800000:F1;
@MUX16/3:DAT14 := @0:F1, @2900000:F0, @3000000:F1;
@MUX16/3:DAT15 := @0:F1, @3100000:F0, @3200000:F1;

@MUX16/2:EXTCLK := @0:F1, @3300000:F0, @3400000:F1;
@MUX16/2:EXTRST := @0:F1, @3500000:F0, @3600000:F1;
@MUX16/3:SELCT0 := @0:F1, @3700000:F0, @3800000:F1;
@MUX16/3:SELCT1 := @0:F1, @3900000:F0, @4000000:F1;
@MUX16/3:SELCT2 := @0:F1, @4100000:F0, @4200000:F1;
@MUX16/3:SELCT3 := @0:F1, @4300000:F0, @4400000:F1;
@MUX16/4:IN001 := @0:F1;

/* ===== */
```

SOM_MCF.SING edited for Parametric Vectors

FIGURE A20

```
$OUTPUTS
FILE /USER/CLASS/MUX16/FUNCTION.VLAF <-
/*
/* LIST ALL PRIMARY INPUTS; EXCLUDE THERMAL DIODES,      */
/* MONITOR POINTS AND VBxx MACRO SIGNALS                */
/*
@MUX16/2:EXTCLK, EXTRST,
@MUX16/3:SELCT3, SELCT2, SELCT1, SELCT0,
@MUX16/3:DAT0, DAT1, DAT2, DAT3, DAT4, DAT5, DAT6, DAT7,
@MUX16/3:DAT8, DAT9, DAT10, DAT11, DAT12, DAT13, DAT14, DAT15,
/*
/*
/* LIST ALL PRIMARY OUTPUTS; EXCLUDE THERMAL DIODES,      */
/* MONITOR POINTS AND VBxx MACRO SIGNALS                */
/*
@MUX16/2:YOUTPT,
@MUX16/4:PARAM;

/*
/* LIST INTERNAL 3-STATE ENABLES AND BIDIRECTIONAL      */
/* ENABLES HERE                                         */
/* IF ANY                                              */
/*
$END
```

FIGURE A20 CONTINUED

Date: 26 AUG 86 11:54 File: SIMFMTPR.01

***CIRCUIT IDENTIFICATION =

EESSSSDDDDDDDDDDDDDDDD YP
XXEEEEAAAAAAA AAAAAA OA
TTLLLLTTTTTTTTTTTT UR
CRCCCC@123456789111111 TA
LSTTTT @12345 PM
KT321@ T

TIME

9999	111111111111111111111111 00
19999	111111101111111111111111 01
29999	111111111111111111111111 00
39999	111111110111111111111111 01
49999	111111111111111111111111 00
59999	111111110111111111111111 01
69999	111111111111111111111111 00
79999	111111111101111111111111 01
89999	111111111111111111111111 00
99999	111111111101111111111111 01
109999	111111111111111111111111 00
119999	111111111111011111111111 01
129999	111111111111111111111111 00
139999	111111111111011111111111 01
149999	111111111111111111111111 00
159999	111111111111011111111111 01
169999	111111111111111111111111 00
179999	111111111111110111111111 01
189999	111111111111111111111111 00
199999	111111111111110111111111 01
209999	111111111111111111111111 00
219999	111111111111110111111111 01
229999	111111111111111111111111 00
239999	111111111111111111011111 01
249999	111111111111111111111111 00
259999	111111111111111111110111 01
269999	111111111111111111111111 00
279999	111111111111111111110111 01
289999	111111111111111111111111 00
299999	111111111111111111111011 01
309999	111111111111111111111111 00
319999	111111111111111111111011 01
329999	111111111111111111111111 00
339999	111111111111111111111111 01
349999	111111111111111111111111 00
359999	101111111111111111111111 01
369999	111111111111111111111111 00
379999	111111011111111111111111 01
389999	111111111111111111111111 00
399999	111101111111111111111111 01
409999	111111111111111111111111 00
419999	111011111111111111111111 01
429999	111111111111111111111111 00
439999	110111111111111111111111 01
449999	111111111111111111111111 00

Parametric Vectors

(Sampled only)

FIGURE A21

APNOTE 2.DNIX

(809)

(

(

(

INTRODUCTION

The (708) release includes a new DAISY netlister for use with 5.01 and 5.02 versions of DAISY-DNIX II. Under the new netlister, nested and hierarchical designs are more fully supported.



Nested applications are covered in APNOTE 3.DNIX.

The following are the design methodologies that apply to hierarchical designs.

First, DAISY defines such a design to be centered at a top-level directory and to be spread downward in a directory tree. All circuit operations such as DRINK, AGIF, ERCS, Front-Annotation, SIFT, SOM, DLS, etc., are to be performed with the current context set to the top of the design tree.


- Place the chip macro and extra power and ground macros on page 1.DRAW and begin the hierarchy block diagram on page 2.DRAW at the top level.

All extra power and ground macros and the chip macro should be on one page. Extra power and ground macros are named for placement. REGARDLESS OF THE TECHNOLOGY OF THE CHIP, all extra power and ground macro input pins are tied to global ground (NOT VDD) and all extra power and ground macro output pins are tied to a terminator. On DAISY, that is usually /LWTERM. Wire the terminator to the macro pin. Touching pins will sometimes cause a reboot.



CHIP#8


ALWAYS! PUT THE CHIP MACRO AND POWER-GROUND MACROS ON PAGE 1.DRAW



PAGE 1.DRAW

APNOTE 2.DNIX 2

ALL PRIMARY INPUT AND OUTPUT PINS ARE SHOWN ON THE TOP PAGE OF THE TREE



NAME CHARPOINTS WITHIN A HIERARCHY OR SPECIFIED
NAME CHARPOINTS WHICH TOGETHER MAKE UP AN ENDPOINT
OR NO ELEMENTS ETC.
NAME CHARPOINTS WHICH TOGETHER MAKE UP AN ENDPOINT
CHARACTERS WHICH ARE AT BOTH ENDS OF A NAME OR SUBNAME
(such as /NP SEC0)


INPUT BLOCK - CONTAINS INPUTS FOR DATA AND SELECT

DATASEL
GIVE A BLOCK A UNIQUE NAME

INSTANCE NAMES ARE LIMITED TO 6 CHARACTERS

NAME CHARPOINTS FOR A HIERARCHY BLOCK - OR NAMES AND NODLES

ALWAYS USE THE /CHARS PARAMETER
SUBNAME MUST ALLOW SYMBOL NAMES TO BE LE 8 CHARACTERS
NAME(813)



CONTAIN THE BODY OF THE MULTIPLE
AND CLOSE

PAGE 2.DRAW

APNOTE 2.DNIX 3

- Create the blocks top down so the system will create the directory for each as it goes.

As a block is created on the drawing page, the system creates a directory for it. If you copy hierarchy pages, you must create the directory for the system or it will become confused. If you rename a block, the system renames the directory at the same time. Try to plan your names in advance and minimize the interference with the system's book-keeping.

- The top sheet or all sheets at the top directory level show all primary inputs and outputs.

Although the input and output macros themselves are probably not on that sheet, all primary inputs and outputs must be placed on a top directory level drawing page. A block diagram may run to more than one page. The primary I/Os must be on one of those pages.

- Use wires and bundles between blocks

There is no restriction on the use of bundles and wires. AMCC prefers that you be consistent across a boundary, i.e., if you leave a block as a bundle and enter the next as a bundle, that the definition pages for those blocks also show bundles.

- If a block is defined as a page which references an additional level of blocks, that is still hierarchy. In DAISY, if the blocks referenced are not unique (are the same), that is nested. DAISY also has a cell - an on-page nested block. Refer the APNOTE 3.DNIX for nested rules.

- Name wires.

Always name wires according to the AMCC EWS Schematic Rules, Volume II, Section 3. All wires crossing a block boundary are named.

- Place a contents parameter on the bundles, not a name.

```
PARA {SELECT}/CONTS{EXTRACT}value  
      {DEF}{PLACE}...{EXECUTE}
```

You may name bundles. AMCC software uses the /CONTS parameter definition.

Always use the /CONTS parameter for bundles. Bundle nets do not have to be given /CONTS parameters when they are branches from the main bundle on the page. If they are, use the "local" and not the "global" parameter.

Wires feeding into/out of bundles are named with the contents parameter name and the appropriate digits. For example, a bundle with a /CONTS parameter of DTD(0:12) would have signals such as DTD0 and DTD12.

- Place endpoints on wires and bundles:

```
W {IDENT}x{MACRO}[{MARK}]{EXECUTE} where x =  
I|O|T|B
```


for input, output, tristate, or bidirectional.

{MARK} is used to position the endpoint and is required when a bus runs between two blocks. The endpoints tend to disappear when notes are added. Use the {REDRAW} key to get them back.


- Place both endpoints on by:

```
W {IDENT}I{MACRO}O{MACRO}{EXECUTE}
```

CHANGE TO THIS PAGE BY THE (COMMAND)(SELECT)(EXECUTE) COMMAND SEQUENCE WHILE
THE CURSOR IS ON THE TOP-LEVEL BLOCK. EACH TOP LEVEL BLOCK HAS ITS OWN DIRECTORY.
GO BACK BY THE (PARENT)(EXECUTE) SEQUENCE.




INPUTS



INPUTS CONTINUED


USE THE /CONT8 PARAMETER TO IDENTIFY BUSSES ON THE DAISY SYSTEM - EWS-SPECIFIC OPERATION

ALL INP1 INPUTS FROM DATASEL BLOCK



BODY

APNOTE 2.DNIX 8



ALL I/O TO/FROM A BLOCK (SIGNALS CROSSING BLOCK BOUNDARIES)
ARE CONNECTED TO HIERARCHY CONNECTORS
USE /RWHICON, /RWHOCOM, /RBHICON, RBHDCON, ETC.

BODY CONTINUED

- Endpoints disappear when a pin attribute table is deleted. Pin attribute tables are not used for hierarchy blocks; Pin attribute tables are mandatory for nested blocks. Refer to APNOTE 3.DNIX.
- When on the top level, place a cursor on the block whose directory you wish to go to. Use the {CHNGE} key or type CHANGE THEN {SELECT}{EXECUTE}. The system moves down the hierarchy to the lower directory, page 1.draw.

{CHANGE}{SELECT}{EXECUTE}

- To go back up, use

{PARENT}{EXECUTE}

Moving up and down the design tree is via the change key and the select key or via the parent key. Moving around within the tree level, as in multiple page definitions, is done via the next and previous keys. The system will prompt for saving a page if it was edited. Always execute a SAVE command once every 10-20 minutes, or at the end of a difficult edit step, if that step took less than 10 minutes. Protect yourself.

Always save to floppy and to a hard disk at the end of a session.

- Name macros if the design is not nested (if a block is not called more than once in a design).

If the hierarchy structure is deep (more than two levels), the user defined name and the block reference may be too long in which case the AMCC netlister will rename the macro (or signal). Refer to AMCCXREF.LST in the /ERC subdirectory. ALL MACROS MUST BE NAMED. ALL BLOCKS MUST BE NAMED.

```

/* Daisy design pathname: /USER/CLASS/MUXHIER */
$CONTROL
MODE ADD
SECTION DELAY:N:6
$DELAY
/*
*/
      R   I   S   E          F   A   L   L   *
      TYP  Min   Max    Typ  Min   Max   */
@MUXHIER 2:INP0   -  23  21   25   39   35   42 :
@MUXHIER 2:INP1   -  23  21   25   39   35   42 :
@MUXHIER 2:INP10  -  23  21   25   39   35   42 :
@MUXHIER 2:INP11  -  23  21   25   39   35   42 :
@MUXHIER 2:INP12  -  23  21   25   39   35   42 :
@MUXHIER 2:INP13  -  23  21   25   39   35   42 :
@MUXHIER 2:INP14  -  23  21   25   39   35   42 :
@MUXHIER 2:INP15  -  23  21   25   39   35   42 :
@MUXHIER 2:INP2   -  23  21   25   39   35   42 :
@MUXHIER 2:INP3   -  23  21   25   39   35   42 :
@MUXHIER 2:INP4   -  23  21   25   39   35   42 :
@MUXHIER 2:INP5   -  23  21   25   39   35   42 :
@MUXHIER 2:INP6   -  23  21   25   39   35   42 :
@MUXHIER 2:INP7   -  23  21   25   39   35   42 :
@MUXHIER 2:INP8   -  23  21   25   39   35   42 :
@MUXHIER 2:INP9   -  23  21   25   39   35   42 :
@MUXHIER/BODY 1:INTCLK -  23  21   25   39   35   42 :
@MUXHIER/BODY 1:INTQN -  23  21   25   39   35   42 :
@MUXHIER/BODY 1:INTRST -  23  21   25   39   35   42 :
@MUXHIER/BODY 1:INTY0 -  23  21   25   39   35   42 :
@MUXHIER/BODY 1:INTY1 -  23  21   25   39   35   42 :
@MUXHIER/BODY 1:INTY2 -  23  21   25   39   35   42 :
@MUXHIER/BODY 1:INTY3 -  23  21   25   39   35   42 :
@MUXHIER/BODY 1:INTY4 -  23  21   25   39   35   42 :
@MUXHIER 2:SEL0   -  78  63   77  117  106  129 :
@MUXHIER 2:SEL1   -  78  63   77  117  106  129 :
@MUXHIER 2:SEL2   -  23  21   25   39   35   42 :
@MUXHIER 2:SEL3   -  23  21   25   39   35   42 :
$END

```

FNTMIL.DSY FILE

```
*****
* DESIGN PATH /USER/CLASS/MUXHIER    DATE 30 MAR 1986 11:59
* COMPANY _____ CIRCUIT_NAME _____
* ARRAY _____ PO# _____ REY _____
* DESIGNER _____
* What tests does this control file support: _____
* _____
* _____
* _____
* _____
*****/
```

```
**** Configuration section ****/
SCONFIGURATION
GATE_ACTIVITY_LEVEL := 100;
IMMEDIATE_ACTIVITY_LEVEL := 100;
TIMING_CHECK := 1;

**** Signal generator section ****/
$SIGNAL_GENERATORS
@MUXHIER/DATASEL/1:DAT0 := 00:FB ;
@MUXHIER/DATASEL/1:DAT1 := 00:FB ;
@MUXHIER/DATASEL/1:DAT10 := 00:FB ;
@MUXHIER/DATASEL/1:DAT11 := 00:FB ;
@MUXHIER/DATASEL/1:DAT12 := 00:FB ;
@MUXHIER/DATASEL/1:DAT13 := 00:FB ;
@MUXHIER/DATASEL/1:DAT14 := 00:FB ;
@MUXHIER/DATASEL/1:DAT15 := 00:FB ;
@MUXHIER/DATASEL/1:DAT2 := 00:FB ;
@MUXHIER/DATASEL/1:DAT3 := 00:FB ;
@MUXHIER/DATASEL/1:DAT4 := 00:FB ;
@MUXHIER/DATASEL/1:DAT5 := 00:FB ;
@MUXHIER/DATASEL/1:DAT6 := 00:FB ;
@MUXHIER/DATASEL/1:DAT7 := 00:FB ;
@MUXHIER/DATASEL/1:DAT8 := 00:FB ;
@MUXHIER/DATASEL/1:DAT9 := 00:FB ;
@MUXHIER/BODY/1:EXTCLK := 00:FB ;
@MUXHIER/BODY/1:EXTRST := 00:FB ;
@MUXHIER/DATASEL/1:SELCT0 := 00:FB ;
@MUXHIER/DATASEL/1:SELCT1 := 00:FB ;
@MUXHIER/DATASEL/1:SELCT2 := 00:FB ;
@MUXHIER/DATASEL/1:SELCT3 := 00:FB ;
```

UNEDITED SOM_MCF.SING FILE

APNOTE 3.DNIX

(809)

(

(

N₂

INTRODUCTION

The (708) release includes a new DAISY netlister for use with 5.01 and 5.02 versions of DAISY-DNIX II. Under the new netlister, nested and hierarchical designs are more fully supported.

If a block is defined as a page which references an additional level of blocks, that is still hierarchy. In DAISY, if the blocks referenced are not unique (are the same), that is nested. Design structures may be combinations of these.

Cells are an on-page nest (where a block definition does not require an entire schematic page).

Non-nested hierarchy applications are covered in APNOTE 2.DNIX.

The new AMCC AGIF netlister handles a deeply structured drawing. It can handle a top-level hierarchy block calling a nested block or blocks which in turn call other hierarchy structures.

The following are the design methodologies that apply to DAISY nested hierarchical designs.

First, DAISY defines such a design to be centered at a top-level directory and to be spread downward in a directory tree. All circuit operations such as DRINK, AGIF, ERCs, Front-Annotation, SIFT, SOM, DLS, etc., are to be performed with the current context set to the top of the design tree.

- Place the chip macro and extra power and ground macros on page 1.DRAW and begin the hierarchy block diagram on page 2.DRAW at the top level.

All extra power and ground macros and the chip macro should be on one page. Extra power and ground macros are named for placement. REGARDLESS OF THE TECHNOLOGY OF THE CHIP, all extra power and ground macro input pins are tied to global ground (NOT VDD) and all extra power and ground macro output pins are tied to a terminator. On DAISY, that is usually /LWTERM. Wire the terminator to the macro pin. Touching pins will sometimes cause a reboot.

- Create the blocks top down so the system will create the directory for each as it goes.

As a block is created on the drawing page (the box drawn and given a unique instance name), the system creates a directory for it. If you copy hierarchy pages, you must create the directory for the system or it will become confused. If you rename a block, the system renames the directory at the same time. Try to plan your names in advance and minimize the interference with the system's book-keeping.

- Cells are on-page nesteds, can be off-page nesteds and use the CELL command. Put the cell name inside of the cell.
- Nested pages (definition thereof) can not be at the top level. They require their own individual directory.

Create a directory that is one down from the tree top and name it the same as the LREF parameter you will use to reference it. This makes it easier to find and use by a reviewer. The pathname to this directory is what goes into the /AMCC/CONFIG/NESTED file. A nested block may require more than one definition page.

- For nested blocks, they must have:
 - instance name (6 character limit)
 - /CTL parameter defined as N
 - /LREF parameter with the name the system will use to find the nested page
 - pins must be named by the PIN attribute command

The AGIF netlister does recognize and use the /LREF parameter. Make the instance name of the block unique. Use the /LREF parameter to link the structure. Place the /LREF parameter and the path location for the block/cell definition in the /AMCC/CONFIG/NESTED file.

- The top sheet or all sheets at the top directory level show all primary inputs and outputs.

Although the input and output macros themselves are probably not on that sheet, all primary inputs and outputs must be placed on a top directory level drawing page. A block diagram may run to more than one page. The primary I/Os must be on one of those pages.

- Use wires and bundles between blocks

There is no restriction on the use of bundles and wires. AMCC prefers that you be consistent across a boundary, i.e., if you leave a block as a bundle and enter the next as a bundle, that the definition pages for those blocks also show bundles.

- Name wires.

Always name wires according to the AMCC EWS Schematic Rules, Volume II, Section 3. All wires crossing a block boundary are named.

- Name bundles when they are inside a nested block definition.

Bundles may be named at any time but they MUST be named when inside a nested block definition.

- Place a contents parameter on the bundles, not a name.

```
PARA {SELECT}/{CONTS}{EXTRACT}value  
      {DEF}{PLACE}...{EXECUTE}
```

You may name bundles. AMCC software uses the /CONTS parameter definition.

Always use the /CONTS parameter for bundles. Bundle nets do not have to be given /CONTS parameters when they are branches from the main bundle on the page. If they are, use the "local" and not the "global" parameter.

Wires feeding into/out of bundles are named with the contents parameter name and the appropriate digits. For example, a bundle with a /CONTS parameter of DTD(0:12) would have signals such as DTD0 and DTD12.

- Place endpoints on wires and bundles going into or out of non-nested blocks.

```
W {IDENT}x{MACRO}[{MARK}]{EXECUTE}
```

where x = I|O|T|B

for input, output, tristate, or bidirectional.

{MARK} is used to position the endpoint and is required when a bus runs between two blocks. The endpoints tend to disappear when notes are added. Use the {REDRAW} key to get them back.

- Place both endpoints on by:

```
W {IDENT}I{MACRO}O{MACRO}{EXECUTE}
```

- Endpoints disappear when a pin attribute table is deleted.

Pin attribute tables are not used for hierarchy blocks; Pin attribute tables are mandatory for nested blocks. Endpoints are required for non-nested blocks.

- When on the top level, place a cursor on the block whose directory you wish to go to. Use the {CHNGE} key or type CHANGE THEN {SELECT}{EXECUTE}. The system moves down the hierarchy to the lower directory, page 1.draw.

{CHANGE}{SELECT}{EXECUTE}

- To go back up, use
{PARENT}{EXECUTE}

Moving up and down the design tree is via the change key and the select key or via the parent key. Moving around within the tree level, as in multiple page definitions, is done via the next and previous keys. The system will prompt for saving a page if it was edited. Always execute a SAVE command once every 10-20 minutes, or at the end of a difficult edit step, if that step took less than 10 minutes. Protect yourself.

Always save to floppy and to a hard disk at the end of a session.

- Name macros.

If the hierarchy structure is deep (more than two levels) or is nested, the user defined name and the block reference may be too long in which case the AMCC netlister will rename the macro (or signal). Refer to AMCCXREF.LST in the /ERC subdirectory. ALL MACROS MUST BE NAMED. ALL BLOCKS MUST BE NAMED.

- Identify pins by the PIN command when blocks are nested. For DED2, refer to its manual for the equivalent operation.

```
PIN {PLACE}
      at this point the block and the pin definition
      block will flash.
      - the word "name" will be flashing
name{DEF}
      type in the pin name and hit the define key
number{DEF}
      physical identification, default is one
BU{DEF} or just {CONF}
      type of connection, wire is default
OUTPUT{DEF} or INPUT{DEF} or BIDIRECTIONAL{DEF}
      the attribute default is INPUT.
n{DEF}
      n is the width, default is one.
```

- A pin name must match with the definition page(s) name
 - if the pin is a bundle then a bundle connector must be on the lower level page
 - the pin name at the upper level; the bundle name (if used), the contents parameter, and the individual signal names on the lower page should all match in a nested definition.

- View a pin definition by PIN {SELECT}
- Confirm an item's definition by {CONF}
- exit a pin edit by {EXECUTE}
- Edit the /AMCC/CONFIG/NESTED file
LREF_name path_name


path_name is the path where the definition page can be found.

LREF_name is the value you assigned to LREF for each block that will reference the same DEFINITION. The definition can be a page or several pages. It must be uniquely identifiable in the nested file.

If you are using RAM or other predefined nested macros, copy over the library nested file first, such as: /AMCC/Q3500_LIBS/Q3500_RAM.NEST. Copy this file into the /AMCC/CONFIG/NESTED file before adding your structures. Be sure to save the edited file and to submit it on the floppy(s) sent for design submission. The /AMCC/CONFIG/NESTED file will not be changed when you log on or off.


```
Date: 14 SEP 88 14:37   File: /AMCC/Q5000_LIBS/Q5000_RAM.NEST
$FORMAT_CARDS
16A 60C
$ENDS


RAM10 ${NETPATH}/Q5000_LIBS/NESTED/MM10
RAM10H ${NETPATH}/Q5000_LIBS/NESTED/MM10H
RAM20 ${NETPATH}/Q5000_LIBS/NESTED/MM20
RAM20H ${NETPATH}/Q5000_LIBS/NESTED/MM20H
```



PAGE 1.DRAW


APPNOTE 3.DNIX9





DATBLK PAGE

APPNOTE 3.DNIX11



NESTED BLOCK DEFINITION

Date: #3 JUN 86 13:26 File: FNTMIL.DSY

/* Daisy design pathname: /USER/CLASS/NESTED1 */

\$CONTROL

MODE ADD

SECTION DELAY:N:6

\$DELAY

/*

@NESTED1 2:1NPX0

@NESTED1 2:1NPX1

@NESTED1 2:1NPX1B

@NESTED1 2:1NPX11

@NESTED1 2:1NPX12

@NESTED1 2:1NPX13

@NESTED1 2:1NPX14

@NESTED1 2:1NPX15

@NESTED1 2:1NPX2

@NESTED1 2:1NPX3

@NESTED1 2:1NPX4

@NESTED1 2:1NPX5

@NESTED1 2:1NPX6

@NESTED1 2:1NPX7

@NESTED1 2:1NPX8

@NESTED1 2:1NPX9

@NESTED1/DABLK 1:INTCLK

@NESTED1/DABLK 1:INTION

@NESTED1/DABLK 1:INIRST

@NESTED1/DABLK 1:INTV0

@NESTED1/DABLK 1:INTV1

@NESTED1/DABLK 1:INTV2

@NESTED1/DABLK 1:INTV3

@NESTED1/DATBLK 1:INTY4

@NESTED1 2:SELX0

@NESTED1 2:SELX1

@NESTED1 2:SELX2

@NESTED1 2:SELX3

SEND

FNTMIL.DSY

Date: 03 JUN 86 13:32 File: SOM_MCF.SING

* DESIGN PATH /USER/CLASS/NESTED1 DATE 29-MAY-1986 13:17
* COMPANY _____ CIRCUIT_NAME _____
* ARRAY _____ PO# _____ REV _____
* DESIGNER _____
* What tests does this control file support: _____
* _____
* _____
* _____

**** Configuration section ****/

SCONFIGURATION
GATE_ACTIVITY_LEVEL := 100;
IMMEDIATE_ACTIVITY_LEVEL := 100;
TIMING_CHECK := 1;

**** Signal generator section ****/

SSIGNAL_GENERATORS
@NESTED1/2:DATX0 := @0:F0 ;
@NESTED1/2:DATX1 := @0:F0 ;
@NESTED1/2:DATX10 := @0:F0 ;
@NESTED1/2:DATX11 := @0:F0 ;
@NESTED1/2:DATX12 := @0:F0 ;
@NESTED1/2:DATX13 := @0:F0 ;
@NESTED1/2:DATX14 := @0:F0 ;
@NESTED1/2:DATX15 := @0:F0 ;
@NESTED1/2:DATX2 := @0:F0 ;
@NESTED1/2:DATX3 := @0:F0 ;
@NESTED1/2:DATX4 := @0:F0 ;
@NESTED1/2:DATX5 := @0:F0 ;
@NESTED1/2:DATX6 := @0:F0 ;
@NESTED1/2:DATX7 := @0:F0 ;
@NESTED1/2:DATX8 := @0:F0 ;
@NESTED1/2:DATX9 := @0:F0 ;
@NESTED1/DATBLK/1:EXTCLK := @0:F0 ;
@NESTED1/DATBLK/1:EXTRST := @0:F0 ;
@NESTED1/2:SELC0 := @0:F0 ;
@NESTED1/2:SEL'C1 := @0:F0 ;
@NESTED1/2:SEL'C2 := @0:F0 ;
@NESTED1/2:SEL'C3 := @0:F0 ;

UNEDITED
SOM_MCF.SING