


## Build A Microcomputer

### Chapter IX Super Sixteen

### Advanced Micro Devices



**ADVANCED  
MICRO  
DEVICES, INC.**  
901 Thompson Place  
Sunnyvale  
California 94086  
(408) 732-2400  
TWX: 910-339-9280  
TELEX: 34-6306  
TOLL FREE  
(800) 538-8450

10-79



## INTRODUCTION


The AMD 16-Bit Computer design is an example of a high-speed microprocessor system which takes full advantage of AMD's Am2900 Family of Bipolar microprocessor circuits to provide an economical, high performance, self contained 16-bit computer. It was designed to demonstrate the principles of a microprogrammed system.

This design is intended to show some of the techniques used to achieve high performance. This includes pipelining at the microprogram level as well as pipelining at the macro or machine instruction program level. A powerful instruction set is demonstrated which allows the user to write efficient programs in a minimum amount of time.

One of the unique features of the design is that in addition to using the high performance Am2900 Bipolar microprocessor family, it takes advantage of the MOS peripherals normally associated with MOS microprocessors. These are used to perform the slower functions, particularly in the I/O interface area.

## SYSTEM ORGANIZATION

The 16-Bit Computer is designed to perform in a system environment as shown in Figure 1. The system consists of a central processing unit (the 16-Bit Computer), memory units, I/O units (peripheral controllers), and a bus controller. These units communicate over the system bus consisting of a 16-bit wide address bus, 16-bit wide bi-directional data bus, and a control bus. The control bus is a collection of signals that include the memory and I/O interface controls and the interrupt request lines.



MPR-684

Figure 1. System Organization.




Figure 2. 16-Bit Instruction (RR, RS, SS).

MPR-685

result is transferred from a register to memory, the R<sub>1</sub> field depicts the source register and R<sub>2</sub> (or R<sub>2</sub>+d) points to the destination memory location. Memory to memory transfers will have R<sub>2</sub> as the source pointer and R<sub>1</sub> as the destination pointer. Even though the R<sub>1</sub> and R<sub>2</sub> fields are architecturally wired to the Am2903 register address inputs, variations of the source/destination assignment may be implemented via microcode.

The complete defined standard instruction set is given in Table 1. This is a typical "machine level" instruction set. It allows manipu-




Figure 3. 32-Bit Instruction (RX, RSI).

MPR-686

Copyright © 1979 by Advanced Micro Devices, Inc.

Advanced Micro Devices cannot assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Advanced Micro Devices' product.

AM-PUB073-9

Table 1. 16-Bit Computer Instruction Summary Mnemonic Instruction Format.

| FIXED-POINT LOAD/STORE INSTRUCTIONS        |                              |                     | EXTENDED INSTRUCTIONS   |                               |         |
|--|------------------------------|---------------------|-------------------------|-------------------------------|---------|
| LD   | LOAD                         | RR, RS, SS, RX, RSI | TR                      | TRANSLATE                     | RR      |
| ST   | STORE                        | RS, RX              | TRT                     | TRANSLATE AND TEST            | RR      |
| <b>FIXED-POINT ARITHMETIC INSTRUCTIONS</b> |                              |                     |                         |                               |         |
| ADD  | ADD                          | RR, RS, SS, RX, RSI | MVCL                    | MOVE LONG                     | RR      |
| ADC  | ADD WITH CARRY               | RR, RX              | CLCL                    | COMPARE LONG                  | RR      |
| SUB  | SUBTRACT                     | RR, RS, SS, RX, RSI | EXEC                    | EXECUTE                       | RX      |
| SBC  | SUBTRACT WITH CARRY          | RR, RX              | DA                      | DECIMAL ADD                   | RR, RX  |
| AND  | AND                          | RR, RS, SS, RX, RSI | DS                      | DECIMAL SUBTRACT              | RR, RX  |
| OR   | OR                           | RR, RS, SS, RX, RSI | DI                      | DECREMENT INDEXES             | RR      |
| XOR  | XOR                          | RR, RS, SS, RX, RSI | <b>SHIFT/ROTATE</b>     |                               |         |
| TSTI                                       | TEST IMMEDIATE               | RSI                 | SRL                     | SHIFT RIGHT LOGICAL           | RX, RSI |
| CMP  | COMPARE                      | RR, RS, SS, RX, RSI | SRA                     | SHIFT RIGHT ARITHMETIC        | RX, RSI |
| CMPL                                       | COMPARE LOGICAL              | RR, RS, SS, RX, RSI | RR                      | ROTATE RIGHT                  | RX, RSI |
| MUL  | MULTIPLY                     | RR, RX              | SLL                     | SHIFT LEFT LOGICAL            | RX, RSI |
| MULU                                       | MULTIPLY UNSIGNED            | RR, RX              | RL                      | ROTATE LEFT                   | RX, RSI |
| DIV  | DIVIDE                       | RR, RX              | SRDL                    | SHIFT RIGHT DOUBLE LOGICAL    | RX, RSI |
| COMP                                       | ONES COMPLEMENT              | RR, RS, SS, RX, RSI | SRDA                    | SHIFT RIGHT DOUBLE ARITHMETIC | RX, RSI |
| <b>BYTE INSTRUCTIONS</b>                   |                              |                     |                         |                               |         |
| LDB  | LOAD BYTE                    | RR, RX, RSI         | SLDL                    | SHIFT LEFT DOUBLE LOGICAL     | RX, RSI |
| IC   | INSERT CHARACTER             | RR, RX, RSI         | SLDA                    | SHIFT LEFT DOUBLE ARITHMETIC  | RX, RSI |
| STC  | STORE BYTE                   | RR, RX, RSI         | RRD                     | ROTATE RIGHT DOUBLE           | RX, RSI |
| XCHB                                       | EXCHANGE                     | RR, RX, RSI         | RLD                     | ROTATE LEFT DOUBLE            | RX, RSI |
| BS   | BYTE SWAP                    | RR, RX              | <b>I/O INSTRUCTIONS</b> |                               |         |
| CLB  | COMPARE LOGICAL BYTE         | RR, RS, RX, RSI     | IN                      | INPUT WORD                    | RR, RX  |
| ANDB                                       | AND BYTE                     | RR, RS, RX, RSI     | INB                     | INPUT BYTE                    | RR, RX  |
| ORB  | OR BYTE                      | RR, RS, RX, RSI     | OUT                     | OUTPUT WORD                   | RR, RX  |
| XORB                                       | XOR BYTE                     | RR, RS, RX, RSI     | OUTB                    | OUTPUT BYTE                   | RR, RX  |
| <b>SYSTEM INSTRUCTIONS</b>                 |                              |                     |                         |                               |         |
| LPSW                                       | LOAD PROGRAM STATUS WORD     | RX                  | <b>BRANCHES</b>         |                               |         |
| SPSW                                       | STORE PROGRAM STATUS WORD    | RX                  | B                       | UNCONDITIONAL BRANCH          | RX      |
| EPSW                                       | EXCHANGE PROGRAM STATUS WORD | RR                  | BR                      | UNCONDITIONAL BRANCH REGISTER | RR      |
| SVC  | SUPERVISOR CALL              | RX                  | BC                      | BRANCH ON CONDITION TRUE      | RX      |
| SETP                                       | SET BIT PSW                  | RI                  | BAL                     | BRANCH AND LINK               | RX      |
| RSTP                                       | RESET BIT PSW                | RI                  | BALR                    | BRANCH AND LINK REGISTER      | RR      |
| TSTP                                       | TEST BIT PSW                 | RI                  | BXH                     | BRANCH ON INDEX HIGH          | RX      |
| CMPP                                       | COMPLEMENT BIT PSW           | RI                  | BXLE                    | BRANCH ON INDEX LOW OR EQUAL  | RX      |
| <b>STACK INSTRUCTIONS</b>                  |                              |                     |                         |                               |         |
| CALL                                       | BRANCH AND STACK             | RR, RX              |                         |                               |         |
| RTN  | RETURN                       | RR                  |                         |                               |         |
| PUSH                                       | PUSH                         | RR                  |                         |                               |         |
| POP  | POP                          | RR                  |                         |                               |         |
| PPUSH                                      | PARTIAL PUSH                 | RR                  |                         |                               |         |
| PPOP                                       | PARTIAL POP                  | RR                  |                         |                               |         |
| LDSP                                       | LOAD STACK POINTER           | RX                  |                         |                               |         |
| LDSLL                                      | LOAD STACK LOWER LIMIT       | RX                  |                         |                               |         |
| LDSUL                                      | LOAD STACK UPPER LIMIT       | RX                  |                         |                               |         |
| STSP                                       | STORE STACK POINTER          | RX                  |                         |                               |         |
| STSLL                                      | STORE STACK LOWER LIMIT      | RX                  |                         |                               |         |
| STSUL                                      | STORE STACK UPPER LIMIT      | RX                  |                         |                               |         |

lation of bit, byte, word and multibyte data; PUSH/POP single or multiple registers to/from stacks; maintain multiple stacks; decimal, binary and integer arithmetic; byte and word I/O; and maintain supervisory control over hardware and software generated interrupts.

#### Instruction Format

Many of the instructions have multiple formats. These formats depict addressing modes and determine where the source and destination fields are located. The defined instruction formats are shown in Figure 4.




Figure 4. Instruction Formats.

The instructions set consists of nine instruction groups:

- Fixed-point load/store
- Fixed-point arithmetic
- Byte
- Shift/rotate
- Branch control
- I/O
- Stack
- Extended
- System

A complete description of each instruction is given in Appendix A.

#### CENTRAL PROCESSING UNIT ARCHITECTURE

##### Processor Organization

The organization of the computer is shown in Figure 5 (Computer Block Diagram). The computer is organized into several distinct sections, the Program Control Unit (PCU), the Arithmetic and Logic Unit (ALU), and the Computer Control Unit (CCU), the Data Path, the Memory Control and Clock Control, and Input/Output Interface and Interrupt Section. The logic diagrams for the CPU are located in Appendix F. Earlier chapters in the Build a Microcomputer series have described the principle sections of a computer and the Am2900 components used in these sections. This chapter describes how these components are used to implement a very high-speed low cost computer.

Note: Figure 5 is sheet 1 of the logic diagrams.

#### The Program Control Unit

The Program Control Unit (PCU) under control of the microprogram is used to update the Program Counter and load this value into the Memory Address Register (MAR) for reading instructions/data from main memory. The PCU is also used to update the stack pointer and compare this value to the stack limits during stack operations. As can be seen in Figure 5, the Computer Block Diagram, data can be sent to the PCU from the ALU via the Transfer Register. The PCU can also output data onto the PCU bus to the Y-bus of the ALU via the bi-directional PCU transfer drivers.

The PCU is organized around four Am2901's. The use of Am2901's allow the PCU to generate addresses with the flexibility of an ALU chip, to increment the Program Counter by two in one microcycle, and to provide the stack pointer registers for in main memory stack operations. The registers of these Am2901's are defined as shown in Figure 6. Register 0 holds the program counter and Registers 4 and 5 hold constants for incrementing. Byte addressing requires the address to be incremented by two every time 16 bits of instruction data are fetched.

##### The Arithmetic and Logic Unit (ALU)

The ALU shown in Figure 7 is organized around four Am2903's. The Am2903 performs all of the functions performed by the Am2901A but also provides the computer with separate DA bus and DB bus input ports as well as additional instructions to implement multiplication and division. Three major buses connect to the ALU: DA, DB and Y buses. The memory data from the Z<sub>0</sub> Register and microcode immediates are brought into the Am2903 through the DA port while Program Status Bits 16-23 enter via the DB port. The Am2903's output or receive data on the Y bus for loading into the RAM registers. The Am2903's zero decode logic detects zero on the Y port whether or not the Y port is receiving or sending data.

To implement the defined instruction set, the RAM register selection controls are sent from the Instruction (I) Register to the Am2903's. I<sub>0-3</sub> (used with instructions with the R<sub>2</sub> or X<sub>2</sub> field) are

| Register Number | Register Assignment      |
|-----------------|--------------------------|
| 0               | Program Counter          |
| 1               | Stack Pointer            |
| 2               | Stack Lower Limit        |
| 3               | Stack Upper Limit        |
| 4               | + 2                      |
| 5               | + 4                      |
| 6               | Not used – available     |
| 7               | Not used – available     |
| 8-15            | Not used (wired disable) |

Figure 6. PCU Register Assignments.

connected to the A address inputs on the Am2903 while  $I_{4-7}$  are connected to the B address inputs. The ALU operations performed are controlled by microcode bits  $M_{78-86}$  which are connected to the Am2903  $I_{0-8}$  inputs.

The Am2904 provides the microcode and machine status registers holding the carry, negative, zero and overflow status. The machine status bits C, N, Z and OVR are defined as PSW bits 6-23. Logic in the Am2904 includes a condition code multiplexer to select the true or complement of any of the four status bits and combinations of status bits from either the machine or microstatus registers or directly from the ALU. This condition code multiplexer is controlled by Instruction Register bits  $I_{4-7}$  which are gated to the Am2904  $I_{0-3}$  inputs during the execution of a conditional branch. The output of the multiplexer, labeled TEST is routed to the test tree for input into the Am2910. The Am2904 also provides the shift linkages and shift linkage control and selection of the type of carry signal to the ALU and lookahead carry unit.

The ALU is designed to work with byte operations as well as 16-bit operations. Byte operations operate only on the lower 8 bits of register data without affecting the upper 8 bits of data. During byte operations the WORD signal ( $M_{90}$ ) goes inactive disabling the Write Enable and Output Y Enable for ALU bit slices 3 and 4. The word/byte multiplexer circuit will select C, N and OVR status bits from ALU bit slice 2 and at the same time ALU bit slice 2 has its MSS input pulled LOW to indicate most significant slice. The zero status bit being OR tied to all of the ALU bit slices cannot be multiplexed. Instead the Y bus signals 8-15 are forced to zero by inverting zeroes from the PCU resulting in the Z signal line state being a function of ALU bit slices 1 and 2 only.

#### The Computer Control Unit

The Computer Control Unit controls the sequence of execution of the microinstructions. The Am2910 Microprogram Controller provides the sequencer for the microprogram (see logic diagrams Sheet 5). Branch addresses and counter values loaded into the Am2910  $D_{0-11}$  inputs, originate from the Pipeline Register ( $M_{0-11}$ ), the interrupt vector decoder, and the machine instruction decoder. The instruction decoder, also called Mapping ROM, (a 512 x 8 PROM) uses the Instruction Register  $I_{8-15}$  as address bits with the PROM outputs being the starting address of the microcode sequence that executes each machine instruction. In this design the Am29775 Registered PROM's are used to provide both the microprogram memory (512 x 96 bits wide) and the Pipeline Register. The microcode bits  $M_{16-20}$  are output from Am29774 because these signals require open collector outputs rather than the standard tri-state outputs to allow the Am2910 inputs  $I_{0-3}$  to be pulled to zero.

The starting address generation for the interrupt service routine and initialization routine is accomplished with a minimum of extra logic. During the last microcode cycle of the previous machine instruction, the MAPEN signal is activated to enable the output of the Mapping ROM. However, if an interrupt request is pending, the Mapping ROM is disabled and the pull-up resistors force the eight least significant microprogram branch address lines to all ones, vectoring the microprogram to the interrupt service routine. After a reset, the microprogram should be vectored to address zero, the starting address of the initialization routine. This is accomplished by having the reset signal force zeroes into the Am2910  $I_{0-3}$  inputs which causes the Am2910 to output address zero.

#### Clock and Memory Control

The architecture of this computer achieves its high throughput by being able to execute machine instructions in as little as one microcycle. This is accomplished by overlapping (also called pipelining) the fetch and decode with the execute microcycles. An essential part of this design is the memory control section. The clock and memory control circuits shown in Sheet 6 of the logic diagrams work together to provide a very efficient mechanism for integrating memory operations with the computer. The memory interface timing is a clocked handshaked protocol shown in Figure 8. Each memory transfer consists of a Bus Request, Bus Acknowledge response, Memory Request, Address Accept response, Data Request and a Data Sync response. At the maximum rate a memory interface response can occur 50ns after the computer activates a control line. This makes it possible to read from main memory once every microcycle ( $4 \times 50\text{ns} = 200\text{ns}$ ); however should a particular memory board require a longer cycle, it can delay sending Data Sync to the computer to extend the cycle.

The read and write timing are shown in more detail in Figures 9 and 10. Note that if a memory read is taking place during microcycle N, the Bus Request, Bus Acknowledge and the start of memory address are output from the computer in the previous  $N-1$  cycle, and the data is sent to the computer during the first half of the following  $N+1$  cycle. Now consider the case of back-to-back main memory read cycles. In this case, in the microcycle that the computer sends the address to the memory board, the memory board is sending data to the computer; but this is not the data associated with the address being received but the data associated with the address received during the previous microcycle.

A free running or uncontrolled 20MHz clock on the backplane is connected to all of the devices which effect memory transfers (CPU, bus controller, and memory modules). All of the signal handshaking that is required by the memory interface protocol is clocked with the same 20MHz clock to ensure no metastable conditions occur during memory transfer. Careful examination of this memory interface operation will reveal that not only does it solve the very serious metastable problem, but also that the clock synchronization and bus propagation delay occur during the memory read access time (or write time) and do not slow down the memory transfer rate.

The CPU clock generation is intimately related to the Memory Control Logic. The CPU clock signals Phase 1 ( $\phi_1$ ) and Phase 2 ( $\phi_2$ ) are shown along with the memory interface signals in Figure 8. Phase 1 is a square wave set high at the beginning of the microcycle and has a period of 200ns. Almost all operations of the computer are clocked with the leading edge of  $\phi_1$ . The clock control logic will enable the next cycle only if a Bus Request has received a Bus Acknowledge and only if a Memory Request has




Figure 7. ALU Block Diagram.




Figure 8. Clocked Handshaked Protocol.

received a Data Sync response. If the bus or memory resources of the system are temporarily being used by other processors, the computer will stop the clock and wait.

#### Data Path

The Data Path logic incorporates 8-bit wide devices wherever possible. The D Register drives directly onto the external data bus. Both main memory and I/O data are received through the Z Registers. Registers  $Z$ ,  $Z_0$  and  $Z_1$  are actually latches implemented with Am74S373's. The Z Register enable latch signal, LDZ is derived from the memory control logic and main memory board logic both of which are clocked with the uncontrolled 20MHz clock (20MHzUNC). Using the uncontrolled clock allows the memory operation to go to completion at memory speed even when single stepping the microcode. This allows the system to use dynamic RAM's in the main memory since stopping the handshaking circuits during single step would prevent refresh operations from taking place.

Data from the main memory passes through the Z Register to the  $Z_0$  and  $Z_1$  Registers. The  $Z_0$  and  $Z_1$  Registers are enabled transparent at the beginning of the microcycle following the read main memory microcycle. This allows memory data to flow through the  $Z$  and  $Z_0$  Registers (actually latches) to the ALU or flow through the  $Z$  and  $Z_1$  Registers to the Instruction Decoder (Mapping ROM). The  $Z_1$  and  $Z_0$  Registers are locked down halfway through the microcycle guaranteeing the computer solid data and making it possible to send data from the D-Register out to the external Data Bus during the second half of the same microcycle. This is another example of how this design tightly dovetails data transfers in order to gain very high execution rates.

#### Interrupt and Input/Output

The interrupt and I/O section is shown in Sheet 7 of the logic diagrams.

The basic interrupt handling is controlled by the Am2914. In this design the Am2914 is used to prioritize and enable interrupts, provide the mask register, generate an Interrupt Request and Interrupt Vector. Interrupt nesting is done in the machine software interrupt handler. The external interrupt request signals ( $INT_0$ - $INT_7$ ) are input into the Am2914 from the external Control Bus (C Bus). When a peripheral controller requests computer servicing, it activates its assigned interrupt line. If this interrupt level is unmasked and interrupts are enabled, the Am2914 activates the INTERRUPT REQ signal that goes to the Computer Control Unit which causes the microprogram to vector to the microcode interrupt service routine. This microcode routine pushes the PSW onto the main memory stack, then reads the interrupt vector from the Am2914 and uses this value to vector the computer to the machine software routine that services the interrupt.

The Am9519 MOS Universal Interrupt Controller is incorporated into the design and its Group Interrupt signal is connected to the least significant  $INT_0$  input of the Am2914. The Am9519 handles an additional eight interrupt levels for low speed requesting devices. This MOS LSI component offers the computer comprehensive interrupt handling capabilities at low cost. One feature the Am9519 offers is the capability of software generated interrupts. The console function, single instruction stepping, is implemented using a microcode routine that uses the software generated interrupt capability.




Figure 9. CPU Read Timing.




Figure 10. CPU Write Timing.

The I/O protocol for the AMD 16-Bit Computer is similar to that required to control Am8080/9080 peripheral circuits. As shown in Figures 11 and 12, the computer outputs the address over the system address bus, activates a control line (e.g., IORD) and holds these outputs until receiving a response, IOACK, from the peripheral controller. Execution of the I/O operation is done almost entirely in microcode with the I/O Control Register, a single Am2920, being the only additional hardware required. This is an example of a design precept followed in this computer which is to implement all features in microcode wherever possible. This results in a low cost computer, although sometimes slower, and a design that is flexible and easily modifiable to meet new requirements.

The I/O section has two Am8251/9551 Programmable Communication Interface components giving the computer two serial I/O Ports, one of which is reserved for the console. The console can be any standard RS-232 interface terminal.

#### Instruction Execution

To execute instructions, the main steps performed by the computer are: (1) form memory address, (2) instruction fetch, (3) decode, (4) displacement fetch, (5) form operand address, (6) operand fetch, and (7) execute. Every instruction type is made up of microinstructions that execute these basic steps, but most instructions require three steps or less. Instruction sequences for Register to Register (RR) and Register to Indexed Storage (RX) instructions are shown in Figures 13 and 14 to illustrate how the computer operates. These figures show the RR instruction requiring four microcycles and the typical RX instruction requiring

seven microcycles. However, as will be explained later, in actual operation the effective time for an RR instruction is one microcycle and three for the RX.

#### Form Instruction Address

During this microcycle the instruction address is formed by having the Program Control Unit (PCU) under control of the microprogram increment the Program Counter by two. This address is then loaded into the MAR and back into the PC.

At the beginning of the cycle, Bus Request is activated causing the Bus Controller to respond with Bus Acknowledge. The address is then output from the MAR out on the Address Bus 50ns prior to the beginning of the next cycle.

#### Instruction Fetch

During this cycle, the main memory is fetching the contents of the address previously generated. The computer is designed to work with high-speed main memory capable of reading a memory location in one microcycle so that the instruction will be sent back to the computer at the beginning of the next cycle.

#### Decode Cycle

The instruction fetched from main memory during the previous cycle is sent to the computer at the beginning of the cycle. The instruction falls through the Z and Z<sub>1</sub> Registers (actually transparent latches) and is routed to the Instruction Decoder (Mapping PROM). The Instruction Decoder translates the 8-bit operation code of the instruction into an 8-bit address used as the starting address for the microprogram that will execute this instruction.




Figure 11. I/O Read Timing.




Figure 12. I/O Write Timing.

| Microinstruction Operation | Microcycle Time |                |                |                |
|----------------------------|-----------------|----------------|----------------|----------------|
|                            | T <sub>0</sub>  | T <sub>1</sub> | T <sub>2</sub> | T <sub>3</sub> |
| Form Instruction Address   | A               |                |                |                |
| Instruction Fetch          |                 | A              |                |                |
| Decode                     |                 |                | A              |                |
| Displacement Fetch         |                 |                |                |                |
| Form Operand Address       |                 |                |                |                |
| Operand Fetch              |                 |                |                |                |
| Execute                    |                 |                |                | A              |

Figure 13. RR Instruction Sequence.

| Microinstruction Operation | Microcycle Time |                |                |                |                |                |                |
|----------------------------|-----------------|----------------|----------------|----------------|----------------|----------------|----------------|
|                            | T <sub>0</sub>  | T <sub>1</sub> | T <sub>2</sub> | T <sub>3</sub> | T <sub>4</sub> | T <sub>5</sub> | T <sub>6</sub> |
| Form Instruction Address   | B               |                |                |                |                |                |                |
| Instruction Fetch          |                 | B              |                |                |                |                |                |
| Decode                     |                 |                | B              |                |                |                |                |
| Displacement Fetch         |                 |                |                | B              |                |                |                |
| Form Operand Address       |                 |                |                |                | B              |                |                |
| Operand Fetch              |                 |                |                |                |                | B              |                |
| Execute                    |                 |                |                |                |                |                | B              |

Figure 14. RX Instruction Sequence.

#### Displacement Fetch Cycle

After every instruction fetch another read cycle takes place. The second memory read will be another instruction fetch or an operand displacement fetch. The computer does not know what kind of a read out it is until the instruction decode is finished. For an RX instruction, after the memory read is completed, the computer identifies it as a displacement.

#### Form Operand Address Cycle

The memory word is sent from the main memory at the beginning of this cycle and then passes through the Z and Z<sub>0</sub> Register and goes to the ALU (Am2903's). The ALU adds the displacement and the contents of the register specified by X<sub>2</sub> field in the opcode and forms an operand address which is then loaded into the MAR. This has to be completed 50ns before the end of the cycle.

#### Operand Fetch Cycle

The memory read cycle is performed and the operand is sent to the computer at the beginning of the next cycle.

#### Execute Cycles

As the name implies, these are the microcycles that perform the task of the instruction but with the Am2903's normally only one execute cycle is required; however, some instructions (e.g., I/O instructions) take as many as seven execute cycles.

Simultaneously with the last execute cycle the Instruction Decoder is enabled.


#### Pipelined Operations

If the architecture of the computer executed each of the instructions and each microstep sequentially, this computer would be just another computer relying on a high-speed clock to gain high throughput. However, the 16-Bit Computer becomes an exceptional machine by using pipelining techniques. In this approach, the instruction steps for the following instructions are done during the decode and execute steps of the current instruction. The pipelining operation for a Register to Register class of instructions is shown in Figure 15. With the pipeline full, note that when instruction A is being executed, instruction B is being decoded, instruction C is being fetched from Main Memory and the MAR is being loaded with the address for instruction D. In the following cycle, RR instruction B is executed and RR instructions C, D and E proceed through the pipeline. The pipelining technique results in an RR instruction effectively being executed in one microcycle. As illustrated in Figure 16, a new RX instruction can be executed every three microcycles.

Pipelining is great for throughput, but it is a bear to microcode especially the first time through since during any one cycle up to four instruction sequences have to be considered. It is not as bad as it first appears. Note that an instruction decode cannot take place until the last execute cycle of the current instruction. The major pipelining takes place during the first three steps: form memory address, instruction fetch, and decode. Execute and operand fetch steps allow full overlapped operation only during the last execute cycle. Instructions that require many execute microcycles (e.g., I/O instructions) cause the computer performance to drop down to nearly that of a non-pipelined machine.

#### Pipeline Operation with Regard to Branching and Interrupts

Pipeline operations greatly reduce instruction execution time if machine instructions are executed in sequential order; however, if a branch is taken this advantage is lost because the steps set up in preparation for a decode cycle become useless. The pipeline is said to be "flushed out" when a branch is taken. The RX Branch on Condition instruction has the form:



Where: M is a 4-bit field specifying the conditions for the jump.  
(X<sub>2</sub>) + displacement is the branch address

Figure 17 shows the sequence chart for a RX Branch on Condition instruction. During the microcycle A<sub>1</sub> the target address K for the branch is formed and loaded into the MAR and also the instruction B is fetched for the no branch case. By microcycle A<sub>2</sub>, it has been determined to take or not take the branch. If the branch is not taken, the MAR is loaded with address B+2, while if the branch is taken, an instruction fetch is performed for K and the MAR is loaded with K+2. Finally in A<sub>3</sub> the next instruction is decoded. By proper microcoding, the conditional branch is executed in only three microsteps even though the pipeline was "flushed out".

A, B, C, D are RR instructions

| Action                   | A | B | C | D |   |   |   |  |  |  |
|--------------------------|---|---|---|---|---|---|---|--|--|--|
| Form Instruction Address | A |   |   |   |   |   |   |  |  |  |
| Fetch Instruction        |   | A | B | C | D |   |   |  |  |  |
| Decode                   |   |   | A | B | C | D |   |  |  |  |
| Fetch Displacement       |   |   |   |   |   |   |   |  |  |  |
| Form Operand Address     |   |   |   |   |   |   |   |  |  |  |
| Fetch Operand            |   |   |   |   |   |   |   |  |  |  |
| Execute                  |   |   |   | A | B | C | D |  |  |  |

Figure 15. Register-to-Register Pipeline Operation.

A, B, C, D are RX instructions

| Action                   | A | B |   | C |   |   |   |   |   |  |
|--------------------------|---|---|---|---|---|---|---|---|---|--|
| Form Instruction Address | A |   | B |   | C |   |   |   |   |  |
| Fetch Instruction        |   | A |   | B |   | C |   |   |   |  |
| Decode                   |   |   | A |   | B |   | C |   |   |  |
| Fetch Displacement       |   |   | A |   | B |   | C |   |   |  |
| Form Operand Address     |   |   |   | A |   | B |   | C |   |  |
| Fetch Operand            |   |   |   |   | A |   | B |   | C |  |
| Execute                  |   |   |   |   |   | A | B |   | C |  |

Figure 16. Register-to-Indexed Storage Pipeline Operation.

## MICRO CONTROL WORD BIT DEFINITIONS

| MISC                       | ALU (13)            | Data Path (13) | Program Control (11) | Memory Control (5) |
|----------------------------|---------------------|----------------|----------------------|--------------------|
| ROUTE TO B                 | RTB                 |                |                      |                    |
| TRANSFER Z TO ZI<br>Am2910 | (BP) Z → ZI<br>CCEN | 95 9291        |                      |                    |
| Am2903 IEU WORD/BYTE       | WORD                |                |                      |                    |
| Am2903                     | EA                  |                |                      |                    |
| Am2903                     | OEY                 |                |                      |                    |
| Am2903                     | OEB                 |                |                      |                    |
| Am2903                     | I <sub>8</sub>      |                |                      |                    |
| Am2903                     | I <sub>7</sub>      |                |                      |                    |
| Am2903                     | I <sub>6</sub>      |                |                      |                    |
| Am2903                     | I <sub>5</sub>      |                |                      |                    |
| Am2903                     | I <sub>4</sub>      |                |                      |                    |
| Am2903                     | I <sub>3</sub>      |                |                      |                    |
| Am2903                     | I <sub>2</sub>      |                |                      |                    |
| Am2903                     | I <sub>1</sub>      |                |                      |                    |
| Am2903                     | I <sub>0</sub>      |                |                      |                    |
| ENABLE TRANSFER REG.       | ENTREG              |                |                      |                    |
| LOAD TRANSFER REG.         | LDTREG              |                |                      |                    |
| I-REG EN CTR               | ENCTR               |                |                      |                    |
| I-REG INC/DEC              | INC                 |                |                      |                    |
| PCU TRANS CHIP DISABLE     | PCUCD               |                |                      |                    |
| PCU TRANSFER REG.          | PCU → Y             |                |                      |                    |
| LOAD MEMORY ADDR. REG.     | LDMAR               |                |                      |                    |
| LOAD D-REG.                | LD                  |                |                      |                    |
| LOAD ZI INTO I REG.        | ZI → I              |                |                      |                    |
| ENABLE ZO → DA             | ENZO                |                |                      |                    |
| ENABLE PSW                 | PSW                 |                |                      |                    |
| SHIFT CNT Am2910 ADDR.     | SHTCNTEN            |                |                      |                    |
| BRANCH INSTR. EN           | BRIEN               |                |                      |                    |
| Am2901 F → B/Q             | PCUI <sub>7</sub>   |                |                      |                    |
| Am2901                     | PCUI <sub>3</sub>   |                |                      |                    |
| Am2901                     | PCUI <sub>2</sub>   |                |                      |                    |
| Am2901                     | PCUI <sub>1</sub>   |                |                      |                    |
| Am2901                     | PCUI <sub>0</sub>   |                |                      |                    |
| Am2901                     | PCUA <sub>2</sub>   |                |                      |                    |
| Am2901                     | PCUA <sub>1</sub>   |                |                      |                    |
| Am2901                     | PCUA <sub>0</sub>   |                |                      |                    |
| Am2901                     | PCUB <sub>2</sub>   |                |                      |                    |
| Am2901                     | PCUB <sub>1</sub>   |                |                      |                    |
| Am2901                     | PCUB <sub>0</sub>   |                |                      |                    |
| BUS REQUEST                | REQB                |                |                      |                    |
| MEMORY REQUEST             | MREQ                |                |                      |                    |
| HOLD REQUEST               | HREQ                |                |                      |                    |
| MEMORY WRITE/READ          | WRITE               |                |                      |                    |
| MEMORY WORD/BYTE           | MWORD               |                |                      |                    |

Figure 19a. Micro Control Word Bit Definitions.

13

Figure 17. Branch on Condition RX Pipeline Operation.

As with branching, an interrupt response alters the sequence of execution and "flushes" the pipeline. As was discussed previously in the Interrupt and Input/Output section, an interrupt request blocks the decoding of the next machine instruction and causes the Computer Control Unit to vector to the interrupt service routine. This microcode service routine pushes the PSW consisting of flags and Program Counter (PC) value onto the stack. The PC value is the current PC value minus 4. It is necessary to back the PC up to two instruction words (4 bytes), because the fetch instruction and form instruction address steps in the pipeline at the time of the jump to the interrupt microcode sequence have to be repeated when returning to the main machine program.

## MICROINSTRUCTION FORMAT

All operations of the AMD 16-Bit Computer are under control of the microinstruction. Each microinstruction is 96 bits in length. The microinstruction format is summarized in Figure 18. The microinstruction definition is summarized in Figures 19a and 19b and is detailed in Table 2.

Figure 20 illustrates the AMDASM® Definition file for the 16-Bit Computer. AMDASM® is a meta-assembler developed by AMD

for writing microprograms. The definition file defines microword length (WORD statement), formats (DEF statements) and constants (EQU statements) for the use of the actual microprogram (Figure 31).

The definition file is divided into 8 parts:

1. Am2910 sequencer opcode definitions
2. Am2903 ALU opcode definitions
3. Am2901A PCU opcode definitions
4. Am2904 shift mux and status control definitions
5. Datapath control bits definitions
6. Memory control bits definitions
7. Control strobe and control bits definitions
8. Immediate operand field definition

## Am2910 Sequencer

Bit 91 of the microword is the input of CCEN of the Am2910. When bit 91 is a logical 1, the conditional operations are forced to unconditional operations. Bits 19-16 are the input to the instruction inputs to the Am2910. Bits 11-0 are the jump address field for instructions that need an address operand.




Figure 18. Summary of Microinstruction Word Fields.

12

|   |  |                  |                  |                        |
|---|--|------------------|------------------|------------------------|
| EN IMMEDIATE → DA BUS                     | IMMD ROM/I   |                  |                  |                        |
| ROM/IREGEN                                | IOEN   |                  |                  |                        |
| I/O CONTROL REG. EN                       | INTDIS   |                  |                  |                        |
| Am2914 INTERRUPTS DISABLE                 | INTRIEN  |                  |                  |                        |
| Am2914 ENI <sub>0</sub> -ENI <sub>3</sub> | SHFTEN   |                  |                  |                        |
| Am2904 SHIFT EN                           |  |                  |                  |                        |
| GENERAL USE CONTROL BITS                  | CNTLB <sub>7</sub><br>CNTLB <sub>6</sub><br>CNTLB <sub>5</sub><br>CNTLB <sub>4</sub><br>CNTLB <sub>3</sub><br>CNTLB <sub>2</sub><br>CNTLB <sub>1</sub><br>CNTLB <sub>0</sub> | X X 484746454443 | 4241403938373635 | X X 343332313029282726 |
| Am2904 OUT EN CONDITIONAL TEST            | OECT   |                  |                  |                        |
| Am2904 EN ZERO                            | EZ   |                  |                  |                        |
| Am2904 EN CARRY                           | EC   |                  |                  |                        |
| Am2904 EN SIGN                            | ES   |                  |                  |                        |
| Am2904 EN OVERFLOW                        | EOVR   |                  |                  |                        |
| Am2904 EN MACHINE STATUS                  | CEM  |                  |                  |                        |
| Am2904 EN MICRO STATUS                    | CEμ  |                  |                  |                        |
| Am2904 I <sub>12</sub> CARRY OUT CNTL     | I <sub>12</sub>  |                  |                  |                        |
| Am2904 I <sub>11</sub> CARRY OUT CNTL     | I <sub>11</sub>  |                  |                  |                        |
| Am2904 TEST <sub>5</sub>                  | TEST <sub>5</sub>  |                  |                  |                        |
| Am2904 TEST <sub>4</sub>                  | TEST <sub>4</sub>  |                  |                  |                        |
| Am2904 TEST <sub>3</sub>                  | TEST <sub>3</sub>  |                  |                  |                        |
| Am2904 & Am25LS251                        | TEST <sub>2</sub>  |                  |                  |                        |
| Am2904 & Am25LS251                        | TEST <sub>1</sub>  |                  |                  |                        |
| Am2904 & Am25LS251                        | TEST <sub>0</sub>  |                  |                  |                        |
| Am2910 I <sub>3</sub>                     | NAC <sub>3</sub>   |                  |                  |                        |
| Am2910 I <sub>2</sub>                     | NAC <sub>2</sub>   |                  |                  |                        |
| Am2910 I <sub>1</sub>                     | NAC <sub>1</sub>   |                  |                  |                        |
| Am2910 I <sub>0</sub>                     | NAC <sub>0</sub>   |                  |                  |                        |
| M <sub>15</sub>                           |  |                  |                  |                        |
| M <sub>14</sub>                           |  |                  |                  |                        |
| M <sub>13</sub>                           |  |                  |                  |                        |
| M <sub>12</sub>                           |  |                  |                  |                        |
| M <sub>11</sub>                           |  |                  |                  |                        |
| M <sub>10</sub>                           |  |                  |                  |                        |
| M <sub>9</sub>                            |  |                  |                  |                        |
| M <sub>8</sub>                            |  |                  |                  |                        |
| M <sub>7</sub>                            |  |                  |                  |                        |
| M <sub>6</sub>                            |  |                  |                  |                        |
| M <sub>5</sub>                            |  |                  |                  |                        |
| M <sub>4</sub>                            |  |                  |                  |                        |
| M <sub>3</sub>                            |  |                  |                  |                        |
| M <sub>2</sub>                            |  |                  |                  |                        |
| M <sub>1</sub>                            |  |                  |                  |                        |
| M <sub>0</sub>                            |  |                  |                  |                        |

Figure 19a. Micro Control Word Bit Definitions (Cont.)

| Control Strobes<br>Control Bits (35-42) | ROM/IREGEN Bit 47 | I/O Control Register Bit 46 | Am2914 I <sub>0</sub> -I <sub>3</sub> Bit 44                         | Am2904 Shift Enable Bit 43  |
|---|-------------------|-----------------------------|--|---|
| CNTLB <sub>7</sub>                      | B <sub>3</sub>    | I/O7                        |  |   |
| CNTLB <sub>6</sub>                      | B <sub>2</sub>    | I/O6                        |  |   |
| CNTLB <sub>5</sub>                      | B <sub>1</sub>    | I/O5                        |  |   |
| CNTLB <sub>4</sub>                      | B <sub>0</sub>    | I/O4                        |  |   |
| CNTLB <sub>3</sub>                      | A <sub>3</sub>    | I/O3                        |  |   |
| CNTLB <sub>2</sub>                      | A <sub>2</sub>    | I/O2                        |  |   |
| CNTLB <sub>1</sub>                      | A <sub>1</sub>    | I/O1                        |  |   |
| CNTLB <sub>0</sub>                      | A <sub>0</sub>    | I/O0                        | I <sub>3</sub><br>I <sub>2</sub><br>I <sub>1</sub><br>I <sub>0</sub> | I <sub>10</sub><br>I <sub>9</sub><br>I <sub>8</sub><br>I <sub>7</sub><br>I <sub>6</sub> |

Figure 19b. Detailed Description of Bits 34 through 47.

Table 2. Microinstruction Definition.

| Definition |                    |   |
|------------|--------------------|---|
| 95         | RTB                | Routes second register field to B-RAM of Am2903.  |
| 92         | Z → Z <sub>1</sub> | Loads the value in the Z register into the Z <sub>1</sub> Register at the beginning of the microcycle.  |
| 91         | CCEN               | Enables the CC input of the Am2910.   |
| <b>ALU</b> |                    |   |
| 90         | WORD               | These bits control the four Am2903's. The function of EA, OEV, OEB, and I <sub>8-0</sub> is listed in Figure 20. WORD when enabled (LOW) causes the Am2903's to operate on words (16-bits). When disabled (HIGH) the ALU operates on bytes (the least significant byte). This bit disabled blocks WE to the upper two Am2903's and turns off their Y outputs. |
| 89         | EA                 |   |
| 88         | OEV                |   |
| 87         | OEB                |   |
| 86         | I <sub>8</sub>     |   |
| 85         | I <sub>7</sub>     |   |
| 84         | I <sub>6</sub>     |   |
| 83         | I <sub>5</sub>     |   |
| 82         | I <sub>4</sub>     |   |
| 81         | I <sub>3</sub>     |   |
| 80         | I <sub>2</sub>     |   |
| 79         | I <sub>1</sub>     |   |
| 78         | I <sub>0</sub>     |   |
| 77         | ENTREG             | Enable Transfer Register – enables the Transfer Register onto the DA input bus of the Am2901A's and Am2903's.   |
| 76         | LDTREG             | Load Transfer Register – loads the Transfer Register from the Y bus.  |
| 75         | ENCTR              | Enable I Register Counter – enables the I Register Counter (I <sub>7-14</sub> ) to count. This value is used to address the general registers during stack instructions and by incrementing or decrementing this value the microprogram can read or write successive registers.   |
| 74         | INC                | I Register INC/DEC – the value in I <sub>7-14</sub> can be either incremented (if this bit is HIGH) or decremented.   |
| 73         | PCUCD              | PCU Transceiver Disable – when HIGH this bit disables the PCU Transceivers from receiving or transmitting data.   |
| 72         | PCU → Y            | PCU Transceiver Control – when HIGH this bit allows the PCU Transceivers to pass data from PCU to the Y bus. [WORD high (microbit 90) disables the least significant 8 bits of these transceivers.] When LOW data passes from the Y bus to the MAR.   |
| 71         | LDMAR              | Load Memory Address Register (MAR) – this bit loads the Memory Address Register.  |
| 70         | LDD                | Load D Register – this bit loads the D Register with data from the Y bus.   |
| 69         | Z <sub>1</sub> → I | Load Z <sub>1</sub> into I Register – this bit loads data from Z <sub>1</sub> into the I Register. The I Register holds only the upper 16 bits of the instruction.  |
| 68         | ENZ <sub>0</sub>   | Enable Z <sub>0</sub> → DA – this bit LOW enables the Z <sub>0</sub> Register onto the ALU DA.  |

Table 2. Microinstruction Definition. (Cont.)

|            |                   | Definition   |  |
|------------|-------------------|--|--|
| 67         | PSW               | Enable PSW – this bit LOW enables the PSW onto the ALU DA.   |  |
| 66         | SHTCNTEN          | Shift Count to Am2910 – this bit LOW enables the least significant four bits of the instruction ( $I_{0-3}$ ) onto the D input to the Am2910 sequencer. This allows the value to be entered into the Am2910 internal counter to be used during shift instructions.   |  |
| 65         | BRIEN             | Branch Instruction Enable – this bit LOW enables $I_{4-7}$ of the Instruction Register onto the Am2904 $I_{0-3}$ input. The $I_{0-3}$ inputs control the tests of the status register.   |  |
| <b>PCU</b> |                   |  |  |
| 64         | PCUI <sub>7</sub> | These bits control the PCU which is designed around four Am2901's. The PCUI <sub>7</sub> , PCUI <sub>3</sub> , PCUI <sub>2</sub> , PCUI <sub>1</sub> and PCUI <sub>0</sub> bits connect directly to the Am2901 $I_7$ , $I_3$ , $I_2$ , $I_1$ and $I_0$ respectively. The PCUA <sub>2</sub> -PCUA <sub>0</sub> and PCUB <sub>2</sub> -PCUB <sub>0</sub> connect to the A and B Address inputs of the Am2901. $I_4$ , $I_5$ , $I_8$ , $A_3$ and $B_3$ are tied to ground. $I_6$ is tied to $I_7$ . |  |
| 63         | PCUI <sub>3</sub> |  |  |
| 62         | PCUI <sub>2</sub> |  |  |
| 61         | PCUI <sub>1</sub> |  |  |
| 60         | PCUI <sub>0</sub> |  |  |
| 59         | PCUA <sub>2</sub> |  |  |
| 58         | PCUA <sub>1</sub> |  |  |
| 57         | PCUA <sub>0</sub> |  |  |
| 56         | PCUB <sub>2</sub> |  |  |
| 55         | PCUB <sub>1</sub> |  |  |
| 54         | PCUB <sub>0</sub> |  |  |
| 53         | REQB              | Request Bus – this bit requests use of the system bus. This request is made the microcycle preceding a Memory Request or use of the bus for an I/O transfer. If the request is not honored, the processing of the next microinstruction is halted until the acknowledge is issued.   |  |
| 52         | MREQ              | Memory Request – this bit requests the memory to do a read or write operation.   |  |
| 51         | HREQ              | Hold Request – this bit LOW blocks the bus controller from releasing the system bus to another device. Normally a Bus Request is cleared as soon as the Bus Acknowledge is issued. HREQ holds Bus Request and prevents any other device from using the bus.  |  |
| 50         | WRITE             | Memory Write/READ – this bit indicates to the memory the MREQ is for a write operation (if HIGH) and a read operation (if LOW).  |  |
| 49         | MWORD             | Memory Word/BYTE – the Memory Word/BYTE microbit specifies whether the memory operation will be a word operation or a byte operation. If the operation specified is a byte operation the least significant address bit determines which byte of the two byte pair in memory is affected. If the LSBit is a zero, the most significant byte is read or written, and the LSBit is a one, the least significant byte is read or written.  |  |
| 48         | IMMD              | EN Immediate DA Bus – this bit LOW enables the 16-bit immediate value (least significant 16 bits of the microinstruction) to the ALU DA bus.   |  |
| 47         | ROM/I             | ROM/I REG Enable – this bit enables either the ROM bits 42-35 or the I register bits $I_{0-7}$ onto the A/B address inputs of the ALU according to the following:  |  |
|            |                   |  |  |
| 46         | IOEN              | I/O Control Register Enable – this bit loads the I/O Control Register with microbits 42-35.  |  |
| 45         | INTDIS            | Am2914 Interrupt Disable – this bit disables the Am2914 Interrupt Controller from recognizing interrupt requests.  |  |
| 44         | INTRIEN           | Am2914 EN $I_0$ -EN $I_3$ – this bit is the instruction enable for the Am2914. The instruction inputs $I_{0-3}$ are connected to microbits 35-38 respectively.   |  |
| 43         | SHFTEN            | Am2904 Shift Enable – this bit is connected to the shift enable of the Am2904. The shift controls $I_{6-10}$ are connected to microbits 35-39 respectively.  |  |

Table 2. Microinstruction Definition. (Cont.)

|    |                    | Definition  |
|----|--------------------|---|
| 42 | CNTLB <sub>7</sub> | This control field is used to provide several different functions as defined by the previously described control strobes (microbits 47-43).   |
| 41 | CNTLB <sub>6</sub> |   |
| 40 | CNTLB <sub>5</sub> |   |
| 39 | CNTLB <sub>4</sub> |   |
| 38 | CNTLB <sub>3</sub> |   |
| 37 | CNTLB <sub>2</sub> |   |
| 36 | CNTLB <sub>1</sub> |   |
| 35 | CNTLB <sub>0</sub> | These bits are used to control the Am2904. Their functions are defined in Figure 21. OECT is used to enable the test output of the Am2904 to the CC input of the Am2910.  |
| 34 | OECT               |   |
| 33 | EZ                 |   |
| 32 | EC                 |   |
| 31 | ES                 |   |
| 30 | EOVR               |   |
| 29 | CEM                |   |
| 28 | CE                 | These bits determine which test is to be performed for the conditional branch and stack functions. The various tests are listed in Figure 25. The testing is done both in the Am2904 and an 8 to 1 multiplexer. |
| 27 | $I_{12}$           |   |
| 26 | $I_{11}$           |   |
| 25 | TEST <sub>5</sub>  |   |
| 24 | TEST <sub>4</sub>  |   |
| 23 | TEST <sub>3</sub>  |   |
| 22 | TEST <sub>2</sub>  |   |
| 21 | TEST <sub>1</sub>  | These bits are connected to the $I_{3-0}$ inputs of the Am2910 to control the sequencing of the microprogram. Their definitions are listed in Figure 26.  |
| 20 | TEST <sub>0</sub>  |   |
| 19 | NAC <sub>3</sub>   |   |
| 18 | NAC <sub>2</sub>   |   |
| 17 | NAC <sub>1</sub>   |   |
| 16 | NAC <sub>0</sub>   |   |
| 15 | $M_{15}$           |   |
| 14 | $M_{14}$           | These bits provide the branch address for the Am2910 and the 16-bit immediate field.  |
| 13 | $M_{13}$           |   |
| 12 | $M_{12}$           |   |
| 11 | $M_{11}$           |   |
| 10 | $M_{10}$           |   |
| 9  | $M_9$              |   |
| 8  | $M_8$              |   |
| 7  | $M_7$              | allows a not predefined instruction be accessible to the micro-programmer.  |
| 6  | $M_6$              |   |
| 5  | $M_5$              |   |
| 4  | $M_4$              |   |
| 3  | $M_3$              |   |
| 2  | $M_2$              |   |
| 1  | $M_1$              |   |
| 0  | $M_0$              |   |

**Am2903 ALU**

The first 16 equates assign mnemonics for the I8-I5 of the Am2903 which controls the destination of the ALU result. The next 16 equates assign mnemonics for I4-I1 of the Am2903 which control the operations of the ALU. The ALU definition indicates the default is the Y bus forced to zero with no operation on destination. The next group of definition selects the source operand, followed by the special function definitions of the Am2903.

**Am2901A PCU**

The PCU definitions include a group of often used PC instructions such as PCU, NEXT, PCU, JUMP etc. The PCU definition itself

allows a not predefined instruction be accessible to the micro-programmer.

**AM2904 Shift Linkage Multiplexer and Status Register**

The group of equates control the updating of the status register and the TEST definition controls the shift linkage multiplexer. The carry control controls the carry into the least significant Am2903 slice.

**Datapath Control**

The data control equates assign mnemonics to different datapath control bits.

AM203/29 AMDASM MICRO ASSEMBLER, V1.1  
DEFINITION FILE FOR 16 BIT COMPUTER

AM203 DEFINITION FILE FOR 16-BIT COMPUTER  
USING AM2901A, AM2903, AM2904 & AM2910  
FILE CREATED BY STEVE CHENG 8/25/78

REVISION 2.0 12/6/78

WORD 96

DEFINITIONS FOR AM2910 SEQUENCER

JZ: DEF 4X,B#0,71X,H#0,16X ;JUMP ZERO  
JSB: DEF 4X,B#1,71X,H#1,4X,12V<sub>8</sub> ;COND JSB PL  
JMP: DEF 4X,B#0,71X,H#0,12V<sub>8</sub> ;JUMP M  
CJP: DEF 4X,B#1,71X,H#0,12V<sub>8</sub> ;COND JUMP PL  
PUSH: DEF 4X,B#0,71X,H#4,12V<sub>8</sub> ;PUSH/COND LD CTR  
PHLC: DEF 4X,B#1,71X,H#4,12V<sub>8</sub> ;PUSH AND LD CTR  
JSRP: DEF 4X,B#0,71X,H#5,4X,12V<sub>8</sub> ;COND JSR R/P  
CJV: DEF 4X,B#0,71X,H#6,16X ;COND JUMP VECTOR  
JMPV: DEF 4X,B#0,71X,H#6,16X ;UNCONDITIONAL JUMP VECTOR  
RPTC: DEF 4X,B#0,71X,H#6,12V<sub>8</sub> ;REPEAT LOOP, CTR < 0  
RPTC: DEF 4X,B#0,71X,H#9,4X,12V<sub>8</sub> ;REPEAT PL, CTR < 0  
CTRN: DEF 4X,B#1,71X,H#4,16X ;COND RTN  
RTN: DEF 4X,B#1,71X,H#4,16X ;UNCONDITIONAL RETURN  
CJPP: DEF 4X,B#0,71X,H#4,12V<sub>8</sub> ;COND JUMP PL & POP  
LDCT: DEF 4X,B#0,71X,H#C,4X,12V<sub>8</sub> ;LD CTR & CONT  
LOOP: DEF 4X,B#0,71X,H#D,16X ;TEST END LOOP  
CONT: DEF 4X,B#0,71X,H#E,16X ;CONTINUE  
TWE: DEF 4X,B#0,71X,H#F,4X,12V<sub>8</sub> ;THREE-WAY BRANCH

DEFINITIONS FOR AM2903 ALU

THE ALU DEFINITION IS OF THE FOLLOWING FORMAT  
ALU DESTINATION CONTROL, FUNCTION

EQUATES FOR ALU DESTINATION CONTROL

ADR: EQU H#0 ;ARITHMETIC SHIFT DOWN, RESULTS INTO RAM  
LDR: EQU H#1 ;LOGICAL SHIFT DOWN, RESULTS INTO RAM  
ADR: EQU H#2 ;ARITH. SHIFT DOWN, RESULTS INTO RAM AND Q  
LDRQ: EQU H#3 ;LOGICAL SHIFT DOWN, RESULTS INTO RAM AND Q  
PFT: EQU H#4 ;RESULTS INTO RAM, GENERATE PARITY  
LDQP: EQU H#5 ;LOGICAL SHIFT DOWN Q, GENERATE PARITY  
SPW: EQU H#6 ;RESULTS INTO Q, GENERATE PARITY  
RQPT: EQU H#7 ;RESULTS INTO RAM AND Q, GENERATE PARITY  
AUR: EQU H#8 ;ARITH. SHIFT UP, RESULTS INTO RAM  
LUE: EQU H#9 ;LOGICAL SHIFT UP, RESULTS INTO RAM  
AURO: EQU H#A ;ARITH. SHIFT UP, RESULTS INTO RAM AND Q  
LURO: EQU H#B ;LOGICAL SHIFT UP, RESULTS INTO RAM AND Q  
YRUS: EQU H#C ;RESULTS TO Y BUS ONLY  
LUQ: EQU H#D ;LOGICAL SHIFT UP Q  
SINEX: EQU H#E ;SIGN EXTEND  
REG: EQU H#F ;RESULTS TO RAM, SIGN EXTEND

EQUATES FOR ALU FUNCTIONS

HIGH: EQU H#0 ;FI = 1  
SUB: EQU H#1 ;SUBTRACT R FROM S  
SUSS: EQU H#2 ;SUBTRACT S FROM R  
ADD: EQU H#3 ;ADD AND S  
PASS: EQU H#4 ;PASS S  
PASSR: EQU H#5 ;PASS R  
COMPL: EQU H#6 ;COMPLEMENT OF S  
COMPLR: EQU H#7 ;COMPLEMENT OF R  
LOW: EQU H#8 ;FI = 0  
NOTS: EQU H#9 ;COMPLEMENT R AND WITH S  
EXNOR: EQU H#A ;EXCLUSIVE NOR R WITH S  
EXOR: EQU H#B ;EXCLUSIVE OR R WITH S  
AND: EQU H#C ;AND R WITH S  
NAND: EQU H#E ;NAND R WITH S  
OR: EQU H#F ;OR R WITH S

ALU DEFINITION

ALU: DEF 9X,4VH#C,4VH#8,79X  
ALU OPERAND SOURCES

AB: DEF 6X,B#0,1X,H#0,6X,B#0,78X ;R = RAM A, S = RAM B  
AD: DEF 6X,B#0,1X,B#1,6X,B#0,78X ;R = RAM A, S = DB  
AQ: DEF 6X,H#0,10X,B#1,78T ;R = RAM A, S = Q  
DAB: DEF 6X,B#1,1X,H#0,6X,B#0,78X ;R = DA, S = RAM B  
DAD: DEF 6X,B#1,1X,B#1,6X,B#0,78X ;R = DA, S = DB  
DAQ: DEF 6X,B#1,10X,B#1,78X ;R = DA, S = Q

WORD/BYTE CONTROL

WORD: DEF 5X,B#0,90X  
OUTPUT Y ENABLE

OEV: DEF 7X,B#0,88X  
SPECIAL FUNCTIONS FOR AM2903

TO USE THE SPECIAL FUNCTIONS, THE DESTINATION  
CONTROL MUST NOT BE AQ OR DAQ

SPECIAL FUNCTION EQUATES

USMUL: EQU H#0 ;UNSIGNED MULTIPLY  
TCMUL: EQU H#2 ;TWO'S COMPLEMENT MULTIPLY  
INC TWO: EQU H#3 ;INCREMENT BY ONE OR TWO  
SMUL: EQU H#5 ;SIGN MAGNITUDE/TWO'S COMPLEMENT  
TOML: EQU H#6 ;TWO'S COMPLEMENT MULT. LAST STEP  
SIN: EQU H#8 ;SINGLE LENGTH NORMALIZE  
DLN: EQU H#10 ;DOUBLE LENGTH NORMALIZE AND 1ST DIVIDE OP.  
TCDIV: EQU H#C0 ;TWO'S COMPLEMENT DIVIDE

TCDC: EQU H#E0 ;TWO'S COMPLEMENT DIVISION CORRECTION  
SPP14: DEF 6X,8VH#,?9X  
; DEFINITION FOR AM2901 PROGRAM CONTROL UNIT (PCU)

PCU REGISTER DEFINITIONS:  
R0 = PC PROGRAM COUNTER  
R1 = SP STACK POINTER  
R2 = SPL STACK POINTER LOWER LIMIT  
R3 = SPUL STACK POINTER UPPER LIMIT  
R4 = 2 CONSTANT 0  
R5 = 4 CONSTANT 2

EQUATES FOR PCU DEFINITIONS

PCU: EQU H#8 ;Q REG = ZERO, B-RAM = ONE DEFAULT  
; EQUATE FOR PCU FUNCTIONS

SUB: EQU H#1 ;SUB = ONE, ADD = ZERO DEFAULT  
; EQUATES FOR SOURCE CONTROL

PCUAQ: EQU Q#8  
PCUAB: EQU Q#1  
PCUQ: EQU Q#2  
PCUZ: EQU Q#3  
PCUZA: EQU Q#4  
PCUDA: EQU Q#5  
PCUDQ: EQU Q#6  
PCUDZ: EQU Q#7

EQUATES FOR PCU A-RAM

A0: EQU Q#0  
A1: EQU Q#1  
A2: EQU Q#2  
A3: EQU Q#3  
A4: EQU Q#4  
A5: EQU Q#5  
A6: EQU Q#6  
A7: EQU Q#7

EQUATES FOR PCU B-RAM

B0: EQU Q#0  
B1: EQU Q#1  
B2: EQU Q#2  
B3: EQU Q#3  
B4: EQU Q#4  
B5: EQU Q#5  
B6: EQU Q#6  
B7: EQU Q#7

PCU: DEF 31X,1VB#1,1VB#0,3VQ#1,3VQ#,3VQ#,54X

PCU.NEXT: DEF 31X,B#10001100000,54X ;PC = PC + 2  
PCU.PUSH: DEF 31X,B#10001100001,54X ;SP = SP - 2  
PCU.POP: DEF 31X,B#10001100000,54X ;SP = SP + 2  
PCU.JUMP: DEF 31X,B#10111000000,54X ;PC = D  
PCU.TR2: DEF 31X,B#10111000000,54X ;PC = TRES + 2  
PCU.NOP: DEF 31X,B#10011000000,54X ;PC TO OUTPUT  
PCU.SP: DEF 31X,B#100110001001,54X ;SP TO OUTPUT  
PCU.DEC4: DEF 31X,B#11001100000,54X ;PC = PC - 4

DEFINITIONS FOR AM2904 RELATED CONTROL BITS

AM2904 BIT DEFINITIONS ARE AS FOLLOWS:  
BITS 95-44 = DON'T CARES  
BIT 45 = SHIFT ENABLE  
BITS 42-30 = GENERAL PURPOSE CONTROL BITS  
BIT 34 = OUT EN CONDITIONAL TEST  
BIT 33 = ENABLE ZERO  
BIT 32 = ENABLE CARRY  
BIT 31 = ENABLE SIGN  
BIT 30 = ENABLE OVERFLOW  
BIT 29 = ENABLE MACHINE STATUS  
BIT 28 = ENABLE MICRO STATUS  
BITS 27-26 = CARRY OUT CONTROL  
BITS 25-20 = CONDITIONAL BRANCH TEST

SHIFTEN: EQU H#0 ;SHIFT ENABLE  
OECT: EQU H#2 ;OUT EN CONDITIONAL TEST  
EZ: EQU H#4 ;ENABLE ZERO  
EC: EQU H#6 ;ENABLE CARRY  
ES: EQU H#8 ;ENABLE SIGN  
EOVR: EQU H#0 ;ENABLE OVERFLOW  
CM: EQU H#8 ;ENABLE MACHINE STATUS  
CEU: EQU H#0 ;ENABLE MICRO STATUS

AM2904: DEF 52X,1VB#1,8X,1VB#1,1VB#1,1VB#1,1VB#1,1VB#1,28X

TEST: DEF 7VX,6V#0,28X  
; TEST BITS DEFINITION

EQUATES FOR AM2904 CARRY-OUT CONTROL

C0EQ0: EQU H#0 ;CARRY-OUT = 0  
C0EQ1: EQU H#1 ;CARRY-OUT = 1  
C0EQC1: EQU H#10 ;CARRY-OUT = CARRY-IN  
C0EQST: EQU H#11 ;CARRY-OUT = CARRY OF STATUS REGISTER

CARRYCTL: DEF 66X,2VB#0,26X  
; CARRY-OUT CONTROL DEFINITION

REGISTER MUX SELECT

Figure 20. Definition File for 16-Bit Computer.

AM203/29 AMDASM MICRO ASSEMBLER, V1.1  
DEFINITION FILE FOR 16 BIT COMPUTER

RTE: DEF B#0,95X ;ROUTE R1 TO RAM B  
; EQUATES FOR DATAPATH DEFINITION

ZII: EQU B#1 ;Z REG TO ZI REG  
ENTREC: EQU B#0 ;ENABLE TRANSFER REGISTER  
LDRREG: EQU B#1 ;LOAD REGISTER  
ENCTR: EQU B#0 ;ENABLE INC/DEC  
INC: EQU B#1 ;INC REG  
PCUY: EQU B#01 ;PCU TRANSEIVER TO Y-BUS  
YMAR: EQU B#00 ;PCU TRANSEIVER TO MAR BUS  
PCUMAR: EQU B#11 ;PCU TRANSEIVER CHIP DISABLE  
LDMAR: EQU B#1 ;LOAD MAR  
LDD: EQU B#1 ;LOAD D REG  
ZII: EQU B#1 ;LOAD ZI INTO I-REG  
ENZ0: EQU B#0 ;ENABLE Z0 TO DA  
PSW: EQU B#0 ;ENABLE PSW  
SHTCNTN: EQU B#0 ;SHIFT CNT 2910 ADDR  
BRIEN: EQU B#0 ;BRANCH INSTRUCTION ENABLE

DATAPIATH: DEF 3X,1VB#0,14X,1VB#1,1VB#0,1VB#1,1VB#0,2VB#11,1VB#0,  
/ 1VB#0,1VB#0,1VB#1,1VB#1,1VB#1,1VB#1,55X

IMMD: DEF 47X,B#0,32X,16VH# ;ENABLE IMMEDIATE OPERAND

END

TOTAL PAGES 1 ERRORS = 0

Figure 20. Definition File for 16-Bit Computer (Cont.).

### Memory Control

The memory control equates assign mnemonics to different memory control bits.

### Control Strobe and Control Bits

The control strobe equates assign mnemonics to the control bit strobe signals. The control bit definition defines a hexadecimal bit pattern for the 8 control bits.

### Immediate Operand

When the Am2910 sequencer is executing an instruction which does not require an address operand, bits 15-0 in the microword can be used as a 16-bit constant to load ALU, PCU etc. This is accomplished by putting the constant in bits 15-0 and force bit 48 to logic 0.

### MICROCODE

#### Flowcharts

The flowcharts of the major instruction types are shown in the following figures.

Figure 21 illustrates the basic microprogram flowchart and demonstrates how the pipelining is done in microcode. This figure illustrates the sequencing of the computer starting with no instructions in the pipeline. By the fourth microinstruction, the pipeline is full and the CPU can execute for example a macroinstruction every microcycle.

Figure 22 illustrates the execution of an RR instruction. During an RR instruction, PC+6 is loaded into the MAR and a bus request is issued for the content of PC+6. The contents of PC+4 are read into the Z register. The Z<sub>1</sub> and I Registers are loaded with the contents of PC+2. The instruction at PC is executed. The input to the mapping PROM is loaded with the contents of PC+2. Thus in a stream of RR instructions, four instructions are in progress concurrently.

Figure 23 illustrates the execution of an RX instruction. In this figure the decode operation takes the microprogram to the microstep where the form address operation is done. Since the decode of the instruction has been completed in the previous step, the form address microinstructions are unique to each RX instruction in spite of the fact the operation performed is identical.




Figure 21. Microprogram Start Up Flow Chart.

From the form address step, the microprogram jumps to FETCHOP where the operand is fetched. This step returns to where the instruction is actually executed.

Figure 24 illustrates the execution of an RSI instruction. At the first microstep, the immediate operand is already in the Z<sub>0</sub> register. So the instruction is executed in the first step. The microprogram is then jumped to START2 to refill the pipeline.




Figure 22. RR Instruction Flow Chart.




Figure 24. Immediate Instructions.




Figure 23. RX Type Instruction.

Figure 25 illustrates the execution of an unconditional branch instruction. At the first microstep the displacement is already in the  $Z_0$  register. The branch address is formed by adding the contents of the  $Z_0$  register to the contents of the index register  $X_1$ . The MAR is loaded with the branch address and a bus request is issued for the contents of the branch address. The branch address is also loaded into the transfer register for subsequent loading of PC. In the next step, the contents of the transfer register +2 is loaded into the PC and MAR. A bus request is issued to BA+2. The content of BA is read. The microprogram is then transferred to START2 to fill up the pipeline.

Figure 26 illustrates the Conditional Branch instruction. In step 1, unlike the Unconditional Branch instruction, the contents of the memory (instruction N+1) is read, in case the test condition fails and the macro program falls through. The condition test is enabled in this step. If the test passes, the microprogram transfers to Unconditional Branch routine. If the test fails, the microprogram proceeds to fill the pipeline and continue.

Figure 27 illustrates the branch and link instruction. The flowchart is similar to Unconditional Branch except an extra step (STEP 2) is inserted. This step saves PC in  $R_1$ .

Figure 28 illustrates a shift or rotate instruction. In STEP 1 the opcode of the next instruction is loaded into  $Z_1$  registers and the shift count of the shift instruction is loaded into the loop counter of Am2910. STEP 2 executes the shift instruction N+1 times, where N is the shift count in the instruction. It should be noted that since Am2910 detects -1 as the stop condition, the shift count loaded should be one less than the desired count. Step 3 is the same as the RNI (request next instruction). It is duplicated because the fail condition of RPCT in Am2910 can only fall through.




Figure 25. Unconditional Branch.




Figure 26. Conditional Branch.




Figure 27. Branch and Link.




Figure 29. Input Instruction.




Figure 28. Shift and Rotate Instructions.




Figure 30. Output Instruction.

Figure 29 illustrates the input instruction. In STEP 1, the I/O Port Address is formed by adding  $Z_0$  and  $X_2$ . Bus request is issued for the I/O Port. The desired width of the I/O read pulse is loaded into the Am2910 Loop Counter. The width of the I/O read pulse is  $(N+2) \times$  cycle time where  $N$  is the number loaded. The I/O read signal is turned on. In STEP 2, the bus is held for the I/O address and the loop counter is decremented until it becomes  $-1$ . In STEP 3, I/O read pulse is turned off but I/O address is held for possible address hold time requirement of the I/O device. On the trailing edge of the I/O read pulse, the content of the I/O Port is strobed into the  $Z_0$  register. In STEP 4, the content of  $Z_0$  register is loaded into  $R_1$ , thus completing the I/O read. Bus request is issued for the next instruction and microprogram jumps to START1 to refill the pipeline.

Figure 30 illustrates the output instruction. In STEP 1, bus request is issued for the I/O Port Address. In STEP 1, the content of  $R_1$  is transferred to the D register for outputting to the data bus. The I/O write pulse is set and the width of the write pulse is loaded into the Am2910 Loop Counter as in the input instruction. In STEP 3, the I/O address is held until loop counter becomes  $-1$ . In STEP 4, the content of the D register is strobed into the I/O Port by turning off the I/O Write Pulse. The microprogram jumps to START to refill the pipeline.

The Figures 21-30 illustrate the major instruction types implemented. These are by no means the only possible instructions for the 16-bit computer described. Some other instructions such as stack instructions are shown in the microcode but not in the figures and should be easily understood with the above examples as a guide.

Figure 31 illustrates the implementation of some typical instructions. Instruction 0 is the restart instruction. It jumps to INIT which is located in location H#180 because the mapping PROM maps only into the first 256 locations. So it is desirable to preserve these locations for Macro instructions. The initialization routine does the following:

1. Turn on I/O reset signal and jump (Inst H#0)
2. Set  $R_0$  in ALU to 0 (Inst H#180)
3. Set  $R_0$  in PCU (PC) to 0 (Inst H#181)
4. Set  $R_1$  in PCU (SP) to 0 (Inst H#182)
5. Set  $R_4$  in PCU to 2 (Inst H#183)
6. Set  $R_5$  in PCU to 4 (Inst H#184)
7. Turn off I/O reset signal (Inst H#185)
8. Initialize console USART (Inst H#186-H#190)

The microinstruction that executes macroinstructions are grouped as follows:

| Type                   | Figure | Microinst # (Hex) |
|------------------------|--------|-------------------|
| RR Instructions        | 22     | 005-00B           |
| RX Instructions        | 23     | 00C-01B           |
| RSI Instructions       | 24     | 01C-022           |
| Branch Instructions    | 25-27  | 023-02A           |
| Shift Instructions     | 28     | 02B-042           |
| Input Instruction      | 29     | 043-046           |
| Output Instruction     | 30     | 047-04A           |
| Stack Instructions     | —      | 04B-059           |
| Interrupt Instructions | —      | 05A-061           |

Upon an interrupt, the 16-Bit Computer finishes its current instruction and jumps to microinstruction H#1FF. The interrupt handler works as follows:

1. Current PSW is stored in DREG and SP = SP-2 (Inst H#1FF).
2. The content of PSW is written onto the stack in memory. PC = PC-4 to flush out the pipeline (Inst H#1F0).
3. SP = SP-2 (Inst H#1F1).
4. The content of the adjusted PC is written to the DREG (Inst H#1F2).
5. The content of the PC is written onto the stack in memory and the vector in the Am2914 is output to the interrupt vector PROM. A vector jump is made following this instruction depending on the interrupt number (Inst H#1F3).

6. The vector jump directs to 1 of 8 locations labelled INT<sub>0</sub>-INT<sub>7</sub>. For INT<sub>1</sub>-INT<sub>7</sub>, the first instruction disables interrupt in the Am2914 and forces new PC value into PC. INT<sub>0</sub> requires an extra instruction to clear the Am9519. The interrupt vector in the Am9519 is to be determined by the macro interrupt handler.

7. This next instruction is the same as the START instruction. The previous instruction cannot jump to START directly because the immediate operand uses the jump address field. The macroprogram resumes at the new PC value.

The instructions implemented cover only a small portion of all possible instructions. Only 137 or 512 microinstructions are used. The rest of the instruction space could be used to vastly enhance the instruction set such as byte operations, storage to storage instructions, etc.

AM2914 AMDASM MICRO ASSEMBLER, V1.1

MICROPROGRAM FOR 16 BIT COMPUTER

WRITTEN BY STEVE CHENG 9/78

REVISION 1.1 12/15/78

\*\*\*\*\*

RESET SEQUENCE STARTS HERE

0000 RESET: ALU YBUS,PASS & AB & WORD & OBY & CARRYCTL & CONTROL & MEM.CONT REQB,MREQ.,,MWORD & AM2904 & PCU.NOP & JMAP

REQUEST BUS FOR INSTRUCTION N

0001 START: ALU YBUS,PASS & AB & WORD & OBY & CARRYCTL & CONTROL & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 & PCU.NOP & JMAP

REQUEST BUS FOR INSTRUCTION N+1. READ INSTRUCTION N

0002 START1: ALU YBUS,PASS & AB & WORD & OBY & CARRYCTL & CONTROL & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 & PCU.NEXT & JMAP

REQUEST BUS FOR INSTRUCTION N+2. READ INSTRUCTION N+1.

0003 START2: ALU YBUS,PASS & AB & WORD & OBY & CARRYCTL & CONTROL & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 & PCU.NOP & JMAP

REQUEST NEXT INSTRUCTION

0004 RNI: ALU YBUS,PASS & DAB & CARRYCTL & OBY & WORD & CONTROL & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 & PCU.NEXT & JMAP

\*\*\*\*\*

RR TYPE INSTRUCTIONS

0005 LR: LOAD REGISTER 18 RR CC: NONE  
LR R1,R2 R1 = (R2)

0006 AR: ADD REGISTERS 1A RR CC: CSVZ  
AR R1,R2 R1 = (R1) + (R2)

0007 SR: SUBTRACT REGISTERS 1B RR CC: CSVZ  
SR R1,R2 R1 = (R1) - (R2)

0008 BR: AND REGS,ADD & AB & CARRYCTL & OBY & WORD & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 ,,EZ,EC,ES,EOVR,CEM,,& CONTROL & PCU.NEXT & JMAP

SUBTRACT REGISTERS 1B RR CC: CSVZ  
SR R1,R2 R1 = (R1) - (R2)

0009 SR: ALU REG,SUB & AB & CARRYCTL COEQ1 & OBY & WORD & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 ,,EZ,EC,ES,EOVR,CEM,,& CONTROL & PCU.NEXT & JMAP

AND REGISTERS 14 RR CC: CSVZ  
NR R1,R2 R1 = (R1) AND (R2)

0010 BR: ALU REG,AND & AB & CARRYCTL & OBY & WORD & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 ,,EZ,EC,ES,EOVR,CEM,,& CONTROL & PCU.NEXT & JMAP

OR REGISTERS 16 RR CC: CSVZ  
OR R1,R2 R1 = (R1) OR (R2)

0011 BR: ALU REG,OR & AB & CARRYCTL & OBY & WORD & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 ,,EZ,EC,ES,EOVR,CEM,,& CONTROL & PCU.NEXT & JMAP

0012 BR: ALU REG,OR & AB & CARRYCTL & OBY & WORD & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 ,,EZ,EC,ES,EOVR,CEM,,& CONTROL & PCU.NEXT & JMAP

0013 SUBX: ALU REG,ADD & DAB & CARRYCTL & OBY & WORD & CONTROL & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 & PCU.NOP & JSB FETCHOP

0014 BR: ALU REG,ADD & DAB & CARRYCTL COEQ1 & OBY & WORD & CONTROL & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 ,,EZ,EC,ES,EOVR,CEM,,& CONTROL & PCU.NEXT & JMAP

0015 N: ALU REG,ADD & DAB & CARRYCTL & OBY & WORD & CONTROL & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 & PCU.NOP & JSB FETCHOP

0016 BR: ALU REG,ADD & DAB & CARRYCTL & OBY & WORD & CONTROL & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 & PCU.NEXT & JMAP

0017 O: ALU YBUS,ADD & DAB & CARRYCTL & OBY & WORD & CONTROL & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 ,,EZ,EC,ES,EOVR,CEM,,& CONTROL & PCU.NEXT & JMAP

0018 BR: ALU REG,OR & DAB & CARRYCTL & OBY & WORD & CONTROL & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 ,,EZ,EC,ES,EOVR,CEM,,& CONTROL & PCU.NEXT & JMAP

0019 CMP: COMPARE LOGICAL REGISTERS 15 RR CC: CSVZ  
CLR R1,R2 CC = RESULT OF (R1) - (R2)  
CONTENTS OF R1 AND R2 ARE NOT AFFECTED  
ALU YBUS,PASS & AB & CARRYCTL COEQ1 & OBY & WORD & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 ,,EZ,EC,ES,EOVR,CEM,,& CONTROL & PCU.NEXT & JMAP

AM2914 AMDASM MICRO ASSEMBLER, V1.1  
MICROPROGRAM FOR 16 BIT COMPUTER

BRANCH REGISTER ALWAYS  
BRA R1 PC = (R1) #8 RR CC: NONE

0020 ; ALU YBUS,SUBR & DAB & CARRYCTL COEQ1 & OBY & WORD & CONTROL & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 ,,EZ,EC,ES,EOVR,CEM,,& PCU.NEXT & JMAP

\*\*\*\*\*

ROUTINE TO FETCH OPERAND FROM MEMORY

IMMEDIATE INSTRUCTIONS

LOAD IMMEDIATE 41 RSI CC: NONE  
LI R1,D1 R1 = DI

0021 LI: ALU REG,PASS & DAB & CARRYCTL & OBY & WORD & CONTROL & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 & PCU.NEXT & JMP START2

AND IMMEDIATE 94 RSI CC: CSVZ  
ND R1,D1 R1 = R1 AND DI

0022 SLL: ALU LUR,PASS & AB & WORD & OBY & CARRYCTL & CONTROL & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 & PCU.NOP & LDCT

SHIFT LEFT ARITHMETIC 88 RSI CC: CSVZ  
SLA R1,CNT R1 = SHIFT (R1) ARITHMETIC LEFT CNT PLACES

ALU YBUS,PASS & AB & WORD & OBY & CARRYCTL & CONTROL & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 & PCU.NEXT & JMP

SHIFT LEFT LOGICAL 89 RSI CC: CSVZ  
SLL R1,CNT R1 = SHIFT (R1) LEFT LOGICAL CNT PLACES

ALU YBUS,PASS & AB & WORD & OBY & CARRYCTL & CONTROL & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 & PCU.NOP & LDCT

ALU LUR,PASS & AB & WORD & OBY & CARRYCTL & CONTROL & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 & PCU.NEXT & JMP

SHIFT RIGHT ARITHMETIC 8A RSI CC: CSVZ  
SRA R1,CNT R1 = SHIFT (R1) RIGHT ARITHMETIC CNT PLACES

ALU YBUS,PASS & AB & WORD & OBY & CARRYCTL & CONTROL & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 & PCU.NOP & RPCT

ALU ADR,PASS & AB & WORD & OBY & CARRYCTL & CONTROL & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 & PCU.NEXT & JMP

SHIFT RIGHT LOGICAL 8B RSI CC: CSVZ  
SRL R1,CNT R1 = SHIFT (R1) RIGHT LOGICAL CNT PLACES

ALU YBUS,PASS & AB & WORD & OBY & CARRYCTL & CONTROL & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 & PCU.NOP & LDCT

ALU LDR,PASS & AB & WORD & OBY & CARRYCTL & CONTROL & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 & PCU.NEXT & JMP

ROTATE RIGHT 8C RSI CC: CSVZ  
RR R1,CNT R1 = ROTATE (R1) RIGHT CNT PLACES

ALU YBUS,PASS & AB & WORD & OBY & CARRYCTL & CONTROL & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 & PCU.NOP & LDCT

ALU LDR,PASS & AB & WORD & OBY & CARRYCTL & CONTROL & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 & PCU.NEXT & JMP

ROTATE LEFT 8D RSI CC: CSVZ  
RL R1,CNT R1 = ROTATE (R1) LEFT CNT PLACES

ALU YBUS,PASS & AB & WORD & OBY & CARRYCTL & CONTROL & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 & PCU.NOP & LDCT

ALU LDR,PASS & AB & WORD & OBY & CARRYCTL & CONTROL & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 & PCU.NEXT & JMP

ROTATE RIGHT THROUGH CARRY 8E RSI CC: CSVZ  
RRC R1,CNT R1 = ROTATE (R1) LEFT CNT PLACES

ALU YBUS,PASS & AB & WORD & OBY & CARRYCTL & CONTROL & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 & PCU.NOP & LDCT

ALU LDR,PASS & AB & WORD & OBY & CARRYCTL & CONTROL & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 & PCU.NEXT & JMP

ROTATE LEFT THROUGH CARRY 8F RSI CC: CSVZ  
RLC R1,CNT R1 = ROTATE (R1) CNT TIME LEFT THROUGH CARRY

ALU YBUS,PASS & AB & WORD & OBY & CARRYCTL & CONTROL & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 & PCU.NEXT & JMP

ALU YBUS,PASS & AB & WORD & OBY & CARRYCTL & CONTROL & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 & PCU.NOP & RPCT

ALU YBUS,PASS & AB & WORD & OBY & CARRYCTL & CONTROL & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 & PCU.NEXT & JMP

ROTATE LEFT THROUGH CARRY 90 RSI CC: CSVZ  
RLC R1,CNT R1 = ROTATE (R1) CNT TIME LEFT THROUGH CARRY

ALU YBUS,PASS & AB & WORD & OBY & CARRYCTL & CONTROL & DATAPATH Z2I,,LDMAR,,Z1I,,& MEM.CONT REQB,MREQ.,,MWORD & AM2904 & PCU.NEXT & JMP

Figure 31. Microprogram for 16-Bit Computer.

```

AMDOS/29 AMDAS MICRO ASSEMBLER, V1.1
MICROPROGRAM FOR 16 BIT COMPUTER

; AM2904 & PCU.NOP & LDCT
;
; ALU YBUS,PASS & AB & WORD & OEV & CARRYCTL & CONTROL & CNTLB H#F9 &
; DATAPATH & MEM.CONT,,,MWORD &
; AM2904 SHIFTEN,,EZ,,ES,BOVR,CEM, & PCU.NOP & RPCT $
;
; ALU YBUS,PASS & AB & WORD & OEV & CARRYCTL & CONTROL &
; DATAPATH,,,LDMAR,,ZII,,, & MEM.CONT REQB,MREQ,,MWORD &
; AM2904 & PCU.NEXT & JMAP
;
; =====
; I/O INSTRUCTIONS
; =====
; INPUT      AB    RX    CC: NONE
; IN R1,X2(D)   R1 = PORT (X2) + D
;
; ALU YBUS,ADD & DAB & CARRYCTL & OEV & WORD & CONTROL & RTB &
; DATAPATH,,,TMAR,LDMAR,,ENZ8,,, & MEM.CONT REQB,,HREQ,,MWORD &
; AM2904 & PCU.NOP & LDCT H#601
;
; ALU S WORD & OEV & CONTROL ,IOEN & CNTLB H#FF &
; DATAPATH & MEM.CONT,,,HREQ,,MWORD &
; AM2904 & PCU.NOP & CONT
;
; ALU S WORD & OEV & CONTROL ,IOEN,, & CNTLB H#FF &
; DATAPATH & MEM.CONT,,,HREQ,,MWORD &
; AM2904 & PCU.NEXT & JMP
;
; ALU REC,PASSS & DAB & WORD & OEV & CARRYCTL & CONTROL &
; DATAPATH,,,LDMAR,,ENZ8,,, & MEM.CONT REQB,,HREQ,,MWORD &
; AM2904 & PCU.NOP & JMP START1
;
; OUTPUT      A2    RX    CC: NONE
; OUT R1,X2(D)  PORT (X2) + D = (R1)
;
; ALU YBUS,ADD & DAB & CARRYCTL & OEV & WORD & CONTROL &
; DATAPATH,,,TMAR,LDMAR,,ENZ8,,, & MEM.CONT REQB,,HREQ,,MWORD &
; AM2904 & PCU.NOP & CONT
;
; ALU YBUS,PASS & AB & CARRYCTL & OEV & WORD &
; CONTROL ,IOEN,, & CNTLB H#FF & OEV &
; DATAPATH,,,LDMAR,,ENZ8,,, & MEM.CONT,,HREQ,,MWORD &
; AM2904 & PCU.NOP & LDCT H#601
;
; ALU S WORD & CONTROL & OEV &
; DATAPATH & MEM.CONT,,HREQ,,MWORD &
; AM2904 & PCU.NOP & RPCT $
;
; ALU S WORD & CONTROL ,IOEN,, & CNTLB H#FF & OEV &
; DATAPATH & MEM.CONT,,HREQ,,MWORD &
; AM2904 & PCU.NOP & JMP START
;
; =====
; STACK OPERATIONS
; =====
; PUSH REGISTERS      CB    RR    CC: NONE
; PUSH R1,RN           (SP - 2) = R1
;                      (SP - 4) = R2
;                      (SP - 2*) = RN
;                      SP = SP - 2*
;
; 0043 PUSH: ALU YBUS,PASS & AB & CARRYCTL & OEV & WORD & CONTROL &
; DATAPATH ZZZ,,..., & MEM.CONT REQB,MREQ,,MWORD &
; AM2904 & PCU.NOP & CONT
;
; ALU YBUS,PASS & AB & CARRYCTL & OEV & WORD & CONTROL &
; DATAPATH,,,LDMAR,LDD,,, & MEM.CONT REQB,MREQ,,MWORD &
; AM2904 & PCU.PUSH CONT
;
; ALU YBUS,PASS & AB & CARRYCTL & OEV & WORD & CONTROL &
; DATAPATH,,,ENTR,IAC,,..., & MEM.CONT REQB,MREQ,,WRITE,MWORD &
; TEST Q#7 & AM2904 & PCU.NOP & CJP PUSH-1
;
; ALU YBUS,PASS & AB & CARRYCTL & OEV & WORD & CONTROL &
; DATAPATH,,,LDMAR,,..., & MEM.CONT REQB,MREQ,,MWORD &
; AM2904 & PCU.NOP & JMP RNI
;
; POP REGISTERS      C1    RR    CC: NONE
; POP R2,R1           R2 = (SP)
;                      R1 = (SP + 2)
;                      RN = (SP + 2*)
;                      SP = SP + 2*
;
; 0044 POP: ALU YBUS,PASS & AB & CARRYCTL & OEV & WORD & CONTROL &
; DATAPATH ZZZ,,..., & MEM.CONT REQB,MREQ,,MWORD &
; AM2904 & PCU.NOP & CONT
;
; ALU YBUS,PASS & AB & CARRYCTL & OEV & WORD & CONTROL &
; DATAPATH,,,LDMAR,,ENZ8,,, & MEM.CONT REQB,MREQ,,MWORD &
; AM2904 & PCU.SP & CONT
;
; ALU YBUS,PASS & AB & CARRYCTL & OEV & WORD & CONTROL &
; DATAPATH,,,ENTR,IAC,,..., & MEM.CONT REQB,MREQ,,WRITE,MWORD &
; TEST Q#7 & AM2904 & PCU.POP & CJP POP-1
;
; ALU YBUS,PASS & AB & CARRYCTL & OEV & WORD & CONTROL &
; DATAPATH,,,LDMAR,,..., & MEM.CONT REQB,MREQ,,MWORD &
; AM2904 & PCU.NOP & JMP RNI
;
; SUBROUTINE CALL      C2    RX    CC: NONE
; CALL X1(D)           SP = SP - 2
;                      (SP - 2) = (PC)
;                      PC = ((X1) + D)
;
; 0045 CALL: ALU YBUS,ADD & DAB & CARRYCTL & OEV & WORD & CONTROL & RTB &
; DATAPATH,,,LDTREG,,LDMAR,,ENZ8,,, & MEM.CONT REQB,MREQ,,MWORD &
; AM2904 & PCU.PUSH & CONT
;
; ALU YBUS,PASS & AB & CARRYCTL & WORD & CONTROL &
; DATAPATH,,,PCUV,LDD,,, & MEM.CONT REQB,MREQ,,MWORD &
; AM2904 & PCU.NOP & CONT
;
; ALU YBUS,PASS & AB & CARRYCTL & WORD & CONTROL &
; DATAPATH,,,ENTR,IAC,,..., & LD MAR,,..., & MEM.CONT REQB,MREQ,,MWORD &
; AM2904 & PCU.JUMP & JMP START1
;
; =====
; RETURN FROM SUBROUTINE      C3
; RET      PC = (SP)
;          SP = SP + 2
;
; 0056 RETURN: ALU YBUS,PASS & AB & CARRYCTL & OEV & WORD & CONTROL &
; DATAPATH,,,LDMAR,,..., & MEM.CONT REQB,,HREQ,,MWORD &
; AM2904 & PCU.SP & CONT
;
; 0057 / ALU YBUS,PASS & AB & CARRYCTL & OEV & WORD & CONTROL &
; DATAPATH,,,LDTREG,,YMAR,LDMAR,,ENZ8,, & MEM.CONT REQB,MREQ,,MWORD &
; AM2904 & PCU.SP & CONT
;
; 0058 / ALU YBUS,PASS & DAB & CARRYCTL & OEV & WORD & CONTROL &
; DATAPATH,,,LDTREG,,YMAR,LDMAR,,ENZ8,, & MEM.CONT REQB,MREQ,,MWORD &
; AM2904 & PCU.POP & CONT
;
; 0059 / ALU YBUS,PASS & AB & CARRYCTL & OEV & WORD & CONTROL &
; DATAPATH,,,ENTR,IAC,,..., & MEM.CONT REQB,,HREQ,,MWORD &
; AM2904 & PCU.JUMP & JMP START1
;
; =====
; INTERRUPT INSTRUCTIONS
; =====
; LOAD INTERRUPT MASK      CA    RI    CC: NONE
; LIM DI      LOAD LOWER BYTF OF DI INTO MASK REGISTER
;
; 005A LIM: ALU YBUS,PASS & DAB & CARRYCTL & OEV & WORD & CONTROL &
; DATAPATH,,,INTRIN & CNTLB H#FF &
; AM2904 & PCU.NEXT & JMP START2
;
; ENABLE INTERRUPT      CS    CTL   CC: NONE
; EI      ENABLE INTERRUPT SYSTEM
;
; 005B XI: ALU YBUS,PASS & AB & CARRYCTL & OEV & WORD & CONTROL &
; DATAPATH ZZZ,,...,LDMAR,ZII,,, & MEM.CONT REQB,MREQ,,MWORD &
; AM2904 & PCU.NEXT & JMP
;
; DISPARABLE INTERRUPT      CS    CTL   CC: NONE
; DI      DISABLE INTERRUPT SYSTEM
;
; 005C DI: ALU YBUS,PASS & AB & CARRYCTL & OEV & WORD & CONTROL &
; DATAPATH ZZZ,,...,LDTREG,H#FF &
; AM2904 & PCU.NEXT & JMP
;
; RETURN FROM INTERRUPT      CS    CTL   CC: (SP+2)
; RTI      PC = (SP),PSW = (SP+2)
;          SP = SP + 4, INTERRUPT ENABLED
;
; 005D RTI: ALU YBUS,PASS & AB & CARRYCTL & OEV & WORD & CONTROL &
; DATAPATH,,,LDTRG,,ENTR,IAC,,..., & MEM.CONT REQB,MREQ,,MWORD &
; AM2904 & PCU.SP & CONT
;
; 005E / ALU YBUS,PASS & DAB & CARRYCTL & OEV & WORD & CONTROL &
; DATAPATH,,,LDTREG,,ENTR,IAC,,..., & MEM.CONT REQB,MREQ,,MWORD &
; AM2904 & PCU.POP & CONT
;
; 005F / ALU YBUS,PASS & AB & CARRYCTL & OEV & WORD & CONTROL &
; DATAPATH,,,ENTR,IAC,,..., & MEM.CONT,,HREQ,,MWORD &
; AM2904 & PCU.SP & CONT
;
; 0060 / ALU YBUS,PASS & AB & CARRYCTL & OEV & WORD & CONTROL &
; DATAPATH,,,LDTRG,,ENTR,IAC,,..., & MEM.CONT REQB,MREQ,,MWORD &
; AM2904 & PCU.SP & CONT
;
; 0061 / ALU YBUS,PASS & DAB & CARRYCTL & OEV & WORD & CONTROL &
; DATAPATH,,,LDTRG,,ENTR,IAC,,..., & MEM.CONT REQB,MREQ,,MWORD &
; AM2904,,EZ,B1,BS,BOVR,ENR,,PCUV & PCU.POP & JMP START
;
; =====
; INITIALIZATION ROUTINES
; =====
; ORG H#100
;
; 0100 INIT: ALU REC,PASSS & DAB & WORD & OEV & CARRYCTL &
; DATAPATH & MEM.CONT,,HREQ,,MWORD & CONTROL ROM,,, & CNTLB B8 &
; IMM H#6000 & CONT
;
; INITIALIZE REGISTERS IN AM29041A
; R0 = 0, R1 = 4000H, R4 = 2, AND R5 = 4
;
; ALU S WORD & CONTROL,,,INTRIN & CNTLB H#FF &
; DATAPATH & MEM.CONT,,HREQ,,MWORD & IMM H#6000 & CONT
;
; ALU S WORD & CONTROL,,,INTRIN & CNTLB H#FF &
; DATAPATH & MEM.CONT,,HREQ,,MWORD & IMM H#6000 & CONT
;
; ALU S WORD & PCU,,PCUDZ,A4,B4 & CARRYCTL & DATAPATH &
; MEM.CONT,,HREQ,,MWORD & IMM H#6000 & CONT
;
; ALU S WORD & PCU,,PCUDZ,A5,B5 & CARRYCTL & DATAPATH &
; MEM.CONT,,HREQ,,MWORD & IMM H#6004 & CONT
;
; ALU S WORD & CONTROL,,IOEN,, & CNTLB H#FF & DATAPATH &
; MEM.CONT,,HREQ,,MWORD & AM2904 & PCU.NOP & CONT
;
; INITIALIZE CONSOLE AM9551
;
; ALU REC,PASS & DAB & WORD & OEV & CARRYCTL &
; DATAPATH & MEM.CONT & CONTROL ROM,,, & CNTLB 20 &
; IMM H#0000 & CONT
;
; ALU REC,PASS & DAB & WORD & OEV & CARRYCTL &
; DATAPATH & MEM.CONT & CONTROL ROM,,, & CNTLB 20 &
; IMM H#0000 & CONT
;
; ALU REC,PASS & DAB & WORD & OEV & CARRYCTL &
; DATAPATH & MEM.CONT & CONTROL ROM,,, & CNTLB 20 &
; IMM H#0005 & CONT

```

```

AMDOS/29 AMDASM MICRO ASSEMBLER, V1.1
MICROPROGRAM FOR 16 BIT COMPUTER

$18A ; ALU & WORD & CONTROL & DATAPATH & MEM.CONT & JSB IOW
$18B ; ALU & PCU.NOP & DATAPATH & MEM.CONT & JMP STARTI
;
; ##### I/O WRITE SUBROUTINE #####
; THE ADDRESS OF I/O PORT IS IN R1
; THE DATA TO BE WRITTEN IS IN R2
;
; #####
$18C IOW: ALU.VBUS.PASS & AB & CARRYCTL & OET & WORD &
; CONTROL.R0N,,, & CNTLB.H#F &
; DATAPATH .,,LDMAR. ...., & MEM.CONT REQB,,HREQ,,MWORD &
; AM2984 & PCU.NOP & CONT
;
$18D ; ALU.VBUS.PASS & AB & CARRYCTL & OET & WORD &
; CONTROL.R0N,,, & CNTLB.2B &
; DATAPATH .,,LDD. ...., & MEM.CONT REQB,,HREQ,,MWORD &
; AM2984 & PCU.NOP & CONT
;
$18E ; ALU & WORD & CONTROL ,IOEN,, & CNTLB.H#F & DATAPATH &
; MEM.CONT REQB,,HREQ,,MWORD & AM2984 & PCU.NOP & LDC7 H#001
;
$18F ; ALU & WORD & CONTROL & DATAPATH &
; MEM.CONT .,,HREQ,,MWORD & AM2984 & PCU.NOP & RPCT $
;
$190 ; ALU & WORD & CONTROL ,IOEN,, & CNTLB.H#F & DATAPATH &
; MEM.CONT REQB,,HREQ,,MWORD & AM2984 & PCU.NOP & RTN
;
; *****
; VECTOR JUMP ENTRY POINTS
;
; *****
$1D0 ORG H#10
;
INTERRUPT 0, PC = 10H
;
$1D0 INT0: ALU & WORD & CONTROL ,IOEN,INTDIS, & CNTLB.H#F &
; DATAPATH & MEM.CONT .,,MWORD &
; AM2984 & PCU .,PCUD2,AB,B8 & IMM6 H#0010 & CONT
;
$1D1 ALU & WORD & CONTROL .,INTDIS,INTRIEN & CNTLB.H#F &
; DATAPATH & MEM.CONT & AM2984 & PCU.NOP & CONT
;
$1D2 ALU & WORD & CONTROL ,IOEN,, & CNTLB.H#F &
; DATAPATH .,,LDMAR. ...., & MEM.CONT REQB,,MWORD &
; AM2984 & PCU.NOP & JMP STARTI
;
; INTERRUPT 1, PC = 14H
;
$1D3 INT1: ALU & WORD & CONTROL .,INTDIS,INTRIEN & CNTLB.H#F &
; DATAPATH & MEM.CONT .,,MWORD &
; AM2984 & PCU .,PCUD2,AB,B8 & IMM6 H#0014 & CONT
;
$1D4 ; ALU & WORD & CONTROL ,IOEN,, & CNTLB.H#F &
; DATAPATH .,,LDMAR. ...., & MEM.CONT REQB,,MWORD &
; AM2984 & PCU.NOP & JMP STARTI
;
; INTERRUPT 2, PC = 18H
;
$1D5 INT2: ALU & WORD & CONTROL .,INTDIS,INTRIEN & CNTLB.H#F &
; DATAPATH & MEM.CONT .,,MWORD &
; AM2984 & PCU .,PCUD2,AB,B8 & IMM6 H#0018 & CONT
;
$1D6 ; ALU & WORD & CONTROL ,IOEN,, & CNTLB.H#F &
; DATAPATH .,,LDMAR. ...., & MEM.CONT REQB,,MWORD &
; AM2984 & PCU.NOP & JMP STARTI
;
; INTERRUPT 3, PC = 1CH
;
$1D7 INT3: ALU & WORD & CONTROL .,INTDIS,INTRIEN & CNTLB.H#F &
; DATAPATH & MEM.CONT .,,MWORD &
; AM2984 & PCU .,PCUD2,AB,B8 & IMM6 H#001C & CONT
;
; *****
; INTERRUPT HANDLER
;
$1F8 ORG H#1F
;
$1F8 INTR: ALU & WORD & CONTROL &
; DATAPATH .,,LDMAR. ...., & MEM.CONT .,,MWORD &
; AM2984 & PCU.DBC4 & CONT
;
$1F1 ; ALU & WORD & CONTROL &
; DATAPATH .,,LDMAR. ...., & MEM.CONT .,,MWORD &
; AM2984 & PCU.FUSE & CONT
;
$1F2 ; ALU & WORD & CONTROL &
; DATAPATH .,,PCU.,LDD. ...., & MEM.CONT REQB,,MWORD &
; AM2984 & PCU.NOP & CONT
;
$1F3 ; ALU & WORD & CONTROL .,INTRIEN & CNTLB.H#F &
; DATAPATH & MEM.CONT REQB,,HREQ,,WHITE,MWORD &
; AM2984 & PCU.NOP & JMPV
;
; *****
; INTERRUPT ENTRY POINT
;
$1FF ; ORG H#1FF
;
$1FF ; ALU & WORD & CONTROL &
; DATAPATH .,,LDMAR,LDD.,,,PSW,, & MEM.CONT REQB,MREQ,,MWORD &
; AM2984 & PCU.PUSH & JMP INTR
;

```

**Figure 31. Microprogram for 16-Bit Computer (Cont.)**

## **MICROCODE TRANSLATION**

It is often convenient for the microprogrammer to assign microword fields such that they occupy positions that differ from those in the actual hardware implementation. This is often the case when the microprogrammer, for convenience, allocates bits according to the functions to be performed and then needs to translate the object code produced by AMDASM® to be consistent with the hardware microprogram memory design.

There is another instance where the ability to shift bit assignment is important to the engineer. As a given product evolves, bits may be added or deleted from the original microword format. When this occurs, a mapping function is desired to minimize hardware changes.

The program in SYSTEM/29® that performs such a mapping function is called AMSCRM. The AMSCRM maps the output of AMDASM (logical bit pattern) into the bit pattern that is consistent with the 16-bit computer hardware. A table of the logical to physical mapping is shown in Table 3.

## **ENGINEERING MODEL AND MACROCODE**

With the proper tools – designing, microprogramming, prototyping, and checking out a new computer design is not overly difficult. The major tools used for the high-speed 16-bit design described in this application note was System 29<sup>(1)</sup>. System 29 is a software driven hardware prototyping system which allows microprogramming, hardware design/checkout, and macroprogramming (programming in the language of the target machine) to occur simultaneously. At the point where the design is reasonably rigid, and the hardware is mostly fabricated, System 29 allows the engineer to create "instant" microprograms to check out the new computers' internal data paths. Microprogram software support features of System 29 also allow the engineer to single cycle, single instruction step, instruction trace, and trap on pre-specified events coming true. Simultaneously with this initial internal check-out, the microcode for some very simple machine instruction should be written (i.e., load register, add register, or register, etc.). The next step is to check out the main memory paths with load and store instructions. At this point, a reasonable

**Figure 31. Microprogram for 16-Bit Computer (Cont.)**

Table 3.

| BIT POSITION | LOG   | MNEMONIC * | DESCRIPTION                                      |
|--------------|-------|------------|--|
| LOG          | PHY   |            |  |
| 95           | 95    | RTB        | * REG. FIELD 2 TO B PORT OF AM2903               |
| 94           |       | SPARE      |  |
| 93           |       | SPARE      |  |
| 92           | 54    | Z2I        | LOAD Z REG. INTO ZI REG.                         |
| 91           | 94    | CCEN       | * AM2910 CONDITION CODE ENABLE                   |
|              |       |            | AM2903 ALU CONTROL BITS                          |
| 98           | 93    | WORD       | * WORD MODE = 0, BYTE MODE = 1                   |
| 89           | 92    | EA         | * ENABLE A LATCH ON AM2903                       |
| 88           | 91    | OEY        | * ENABLE Y OUTPUT ON AM2903                      |
| 87           | 90    | OEB        | * ENABLE B LATCH ON AM2903                       |
| 86-78        | 89-81 | 18-10      | INSTRUCTION LINES FOR AM2903                     |
|              |       |            | DATAPATH BITS                                    |
| 77           | 88    | ENTREG     | * ENABLE TRANSFER REG                            |
| 76           | 79    | LDTREG     | LOAD TRANSFER REG.                               |
| 75           | 78    | ENCTR      | * I-REG ENABLE COUNTER                           |
| 74           | 77    | INC        | I-REG INC=1/DEC=0                                |
| 73           | 76    | PCUD       | PCU TRANSFER CHIP DISABLE                        |
| 72           | 75    | PCUY       | PCU TRANSFER TO Y-BUS                            |
| 71           | 74    | LDMAR      | LOAD MEMORY ADDRESS REGISTER                     |
| 70           | 73    | LDD        | LOAD D-REGISTER                                  |
| 69           | 72    | ZII        | LOAD ZI INTO I REGISTER                          |
| 68           | 71    | ENZ0       | * ENABLE Z0 REGISTER TO DA BUS                   |
| 67           | 70    | PSW        | * ENABLE PSW REGISTER TO DA BUS                  |
| 66           | 69    | SHTCNEN    | * SHIFT COUNT AM2910 ADDRESS                     |
| 65           | 68    | BRIEN      | * BRANCH INSTRUCTION ENABLE                      |
|              |       |            | AM2901A PROGRAM CONTROL UNIT                     |
| 64           | 67    | PCUI7      | F TO B-RAM = 1 (DEFAULT), F TO Q-REG = 0         |
| 63           | 66    | PCUI3      | ADD = 1 (DEFAULT), SUB = 0                       |
| 62-60        | 65-63 | PCUI2-0    | PCU SOURCE CONTROL                               |
| 59-57        | 62-60 | PCUI4-0    | PCU A-RAM SELECT                                 |
| 56-54        | 59-57 | PCUB2-0    | PCU B-RAM SELECT                                 |
|              |       |            | MEMORY CONTROL                                   |
| 53           | 52    | REQB       | BUS REQUEST                                      |
| 52           | 51    | MREQ       | MEMORY REQUEST                                   |
| 51           | 50    | HREQ       | * HOLD REQUEST                                   |
| 50           | 49    | WRITE      | MEMORY READ = 0 (DEFAULT), MEMORY WRITE = 1      |
| 49           | 48    | MWORD      | MEMORY BYTE OP = 0 (DEFAULT), MEMORY WORD OP = 1 |
|              |       |            | CONTROL BIT STROBES                              |
| 48           | 56    | IMMD       | * ENABLE IMMEDIATE FIELD TO DA BUS               |
| 47           | 47    | ROM        | I-REG ENABLE = 0 (DEFAULT), ROM ENABLE = 1       |
| 46           | 46    | IOEN       | * I/O CONTROL REGISTER ENABLE                    |
| 45           | 45    | INTDIS     | * AM2914 INTERRUPTS DISABLE                      |
| 44           | 44    | INTRIN     | * AM2914 INSTRUCTION ENABLE                      |
| 43           | 43    | SHFTEN     | * AM2904 SHIFT ENABLE                            |
|              |       |            | GENERAL PURPOSE CONTROL BITS                     |
| 42-35        | 42-35 | CNTLB7-0   | BITS TO BE STROBED BY CONTROL STROBES            |
|              |       |            | AM2904 STATUS REGISTER CONTROL BITS              |
| 34           | 34    | OECT       | * OUTPUT ENABLE OF CONDITIONAL TEST              |
| 33           | 33    | EZ         | * ENABLE ZERO FLAG UPDATE                        |
| 32           | 32    | EC         | * ENABLE CARRY FLAG UPDATE                       |
| 31           | 31    | ES         | * ENABLE SIGN FLAG UPDATE                        |
| 30           | 30    | EOVR       | * ENABLE OVERFLOW FLAG UPDATE                    |
| 29           | 29    | CEM        | * ENABLE MACHINE STATUS REGISTER                 |
| 28           | 28    | CEU        | * ENABLE MICROPROGRAM STATUS REGISTER            |
| 27           | 27    | I12        | AM2904 I12 CARRY OUT CONTROL                     |
| 26           | 26    | I11        | AM2904 CARRY OUT CONTROL                         |
|              |       |            | TEST BITS  |
| 25-23        | 25-23 | TEST5-3    | AM2904 TEST BITS                                 |
| 22-20        | 22-20 | TEST2-0    | AM2904 & AM29LS251 TEST BITS                     |
|              |       |            | AM2910 SEQUENCE CONTROL                          |
| 19-16        | 19-16 | NAC3-0     | AM2910 NEXT ADDRESS CONTROL                      |
|              |       |            | NEXT MICRO ADDRESS OR IMMEDIATE FIELD            |
| 15-0         | 15-0  | M15-0      | SHARED FIELD FOR NEXT ADDRESS OR IMMD            |
|              |       |            | END  |

instruction sub-set should be microprogrammed (a phase 1 instruction set) that will allow a simple monitor to be written in the target machine's language. This monitor should run on the target machine and provide commands for: memory display, memory store and jump to memory location. The phase 1 instruction set and simple monitor now provides the basic foundation for completing the full computer design.

The standard System 29 configuration provides automatically for microcode and hardware development. In order to efficiently develop and implement the target machine's software, a target machine assembler and a mechanism for loading the machine's main memory must be provided. System 29 uses an Am9080A microprocessor, dual floppy disks, and a full function disk operating system to support microprogrammed hardware and firmware development. The Am9080A microprocessor can address 64k bytes of memory. The disk operating system uses only the first 32k bytes and the remaining 32k is used to memory map (page) functions from the hardware development side. Through this mechanism, the designer has the ability to directly load and manipulate microprograms, monitor hardware functions, etc. There are extra enable lines from the page register which allow the System 29 user to map other functions into the support processor's upper 32k of memory.

The main memory of this 16-bit high-speed computer design was mapped into the support processors upper 32k via one of the unused page register enable lines. Besides the normal 16-bit interface, a simple 8-bit interface was added to the main memory thus making it a simple two port memory. When the 16-bit computer is halted (via a System 29 command) location 0 of 16-bit main memory would be addressed as location 8000 hex of System 29 support processor memory. Location 1 would be 8001, 2 would be 8002, etc. This affected a mechanical link between the 16-bit prototype design and System 29.

In order to efficiently write a reasonably complex piece of software (such as a simple monitor), an assembler for the target instruction set is needed. Since this 16-bit computer design is not exactly like any other 16-bit computer, ready to run software tools are not available. A macro assembler is available as an optional enhancement to the System 29 software base. Even though this macro assembler is for programming in Am9080A assembly language, there is a user installable patch which will disable all of the Am9080A operation codes (Figure 32). With this patch installed, the user may now write a macro library defining the target machine's instruction set. It is not necessary to code the entire instruction set, as the first level of programming for the new machine (simple monitor, etc.) will be using only the phase 1 instruction set. A complete macro library of the AMD high-speed 16-bit computer phase 1 instruction set is contained in Appendix B.

Now that the tools are in place, it is relatively simple to code and implement a simple monitor for the target machine. Appendix C contains the complete simple monitor listing for the AMD high-speed 16-bit computer. Only the phase 1 instruction set was used which does not include byte instruction, call and return instructions, stack instructions, any special instructions, etc. This simple monitor understands three commands: Display (D), Store (S), and Jump (J). Typing D followed by an address value will display 256 bytes of main memory beginning on the address given (rounded back to the nearest eight word boundary). Typing an S followed by an address, followed by data, will store the data consecutively, on a nibble basis beginning at the given address. Typing in J followed by an address will cause the processor to begin execution at the main memory location given by the address. Commands, addresses, and data must be separated by at least one delimiter (space, comma, or period).

The change file shown below can be integrated into MAC to produce a new program, which we will call MAC29. The MAC29 program will not recognize 8080 mnemonics, but will recognize all the MAC pseudo operators and arithmetic functions.

```
; MACRO ASSEMBLER "MAC" CHANGES TO DISABLE 8080 OPCODES.
;
; 0019 = RT EQU 25 ;8080 REGISTER NAME
; 001A = PT EQU 26 ;PSEUDO OPCODE TYPE
; 2561 = TAREA EQU 2561H ;FREE AREA IN TOKEN MODULE
;
; 2444 ORG 2444H ;OVERLAY INX H MOV B,M RET
; 2444 C36125 JMP TAREA
;
; 2561 ORG TAREA ;TYPE IS IN THE ACCUMULATOR
; 2561 FE19 CPI RT ;BELOW RT IF ARITH OP
; 2563 DA6925 JC TYPEOK
; 2566 FE1A CPI PT ;PSEUDO OP?
; 2568 C0 RNZ ;RETURN WITH NON-ZERO FLAG
; 2569 23 TYPEOK: INX H ;OTHERWISE, PSEUDO OP OR ARITH OP
; 256A 46 MOV B,M
; 256B BF CMP A ;SET ZERO FLAG
; 256C C9 RET
;
; 256D END
```

Figure 32. Macro Assembler Disable Opcode Patch.

After writing the monitor, and putting it onto floppy disks via the System 29 editor, it must be assembled using the modified macro assembler (described earlier). The result of the assembly is a hex file which is suitable for loading into the 16-bit computer's main memory. This hex file is now loaded into support processor memory beginning at location 8000 hex. As discussed previously, this is mapped at location zero in the 16-bit computer's main memory. Assuming the microcode is loaded and a terminal is connected to the 16-bit computer, the monitor in 16-bit main memory may now be executed. The complete System 29 session from editing and assembling the monitor to loading and executing it is given in Appendix D.

#### SUMMARY

As can be seen throughout these application notes, designing a high performance Bipolar microprocessor system is a straightforward task. The Am2900 Family is ideally suited to provide building blocks for the various elements of the computer. These include the Computer Control Unit, the Central Processing Unit, the Program Control Unit, the Interrupt Structure and the various bus controls. Together, these elements allow the designer to

build computers using the current state-of-the-art architecture with LSI building blocks.

As technology improves, Advanced Micro Devices has been able to redesign these building blocks to offer increased performance. Thus, the Am2901 has evolved through an Am2901A, then an Am2901B and now an Am2901C is in the planning. In addition, the Am2903 offers additional architectural advantages and soon an Am29103 will provide additional speed and performance features. Similarly, the microprogram sequencer area began with the Am2909 and Am2911; then was followed by the larger Am2910. Soon, the Am2909A and Am2911A will provide higher speed in the microprogram sequencer area and will be followed by an Am2910A.

Thus, the future for Bipolar LSI building blocks includes not only more advanced product designs offering higher levels of integration and new functions for new architectures, but also offers higher performance versions of the already existing products. Advanced Micro Devices is committed to providing high performance Bipolar LSI circuits utilizing proven technology designed to operate over the full military operating range as well as the commercial operating range. As always, these products continue to meet the performance requirements of MIL-STD-883.

## APPENDIX A Complete Description of Instructions

### LOAD

RR, RS, SS

|    |                |                |
|----|----------------|----------------|
| OP | R <sub>1</sub> | R <sub>2</sub> |
|----|----------------|----------------|

### SUBTRACT

RR, RS, SS

|    |                |                |
|----|----------------|----------------|
| OP | R <sub>1</sub> | R <sub>2</sub> |
|----|----------------|----------------|

RX, RSI

|    |                |                |   |
|----|----------------|----------------|---|
| OP | R <sub>1</sub> | X <sub>2</sub> | d |
|----|----------------|----------------|---|

The second operand is loaded into the general register specified by R<sub>1</sub>.

### STORE

RR, RS, SS

|    |                |                |
|----|----------------|----------------|
| OP | R <sub>1</sub> | R <sub>2</sub> |
|----|----------------|----------------|

|    |                |                |   |
|----|----------------|----------------|---|
| OP | R <sub>1</sub> | X <sub>2</sub> | d |
|----|----------------|----------------|---|

The first operand specified by R<sub>1</sub> is stored at the location specified by the second operand.

### ADD

RR, RS, SS

|    |                |                |
|----|----------------|----------------|
| OP | R <sub>1</sub> | R <sub>2</sub> |
|----|----------------|----------------|

|    |                |                |   |
|----|----------------|----------------|---|
| OP | R <sub>1</sub> | X <sub>2</sub> | d |
|----|----------------|----------------|---|

The first operand is added to the second operand and replaces the first operand.

### ADD WITH CARRY

RR

|    |                |                |
|----|----------------|----------------|
| OP | R <sub>1</sub> | R <sub>2</sub> |
|----|----------------|----------------|

|    |                |                |   |
|----|----------------|----------------|---|
| OP | R <sub>1</sub> | X <sub>2</sub> | d |
|----|----------------|----------------|---|

The first operand (16 bits) with carry is added to the second operand and replaces the first operand.

### AND

RR, RS, SS

|    |                |                |
|----|----------------|----------------|
| OP | R <sub>1</sub> | R <sub>2</sub> |
|----|----------------|----------------|

RX, RSI

|    |                |                |   |
|----|----------------|----------------|---|
| OP | R <sub>1</sub> | X <sub>2</sub> | d |
|----|----------------|----------------|---|

The AND of the first operand and the second operand replaces the first operand.

### OR


RR, RS, SS

|    |                |                |
|----|----------------|----------------|
| OP | R <sub>1</sub> | R <sub>2</sub> |
|----|----------------|----------------|


|    |                |                |   |
|----|----------------|----------------|---|
| OP | R <sub>1</sub> | X <sub>2</sub> | d |
|----|----------------|----------------|---|

The OR of the first operand and the second operand replaces the first operand.

## XOR




RX, RSI




The logical difference of the first operand and the second operand replaces the first operand.

## TEST IMMEDIATE




The first operand and the second operand are logically ANDed. The contents of R<sub>1</sub> and X<sub>2</sub> are unchanged.

## COMPARE




RX, RSI




The first operand is algebraically compared with the second operand. The result is indicated by the condition code.

## COMPARE LOGICAL




The first operand is compared logically to the second operand. The result is indicated by the condition code.

## MULTIPLY




RX




The first operand (R<sub>1</sub> + 1) is multiplied by the second operand and the 32-bit product is contained in R<sub>1</sub> and R<sub>1</sub> + 1 registers. R<sub>1</sub> must be an even address. The sign of the product is determined by the rules of algebra.

## MULTIPLY UNSIGNED




RR



RX

The first operand (R<sub>1</sub> + 1) is multiplied by the second operand and the 32-bit product is contained in R<sub>1</sub> and (R<sub>1</sub> + 1). R<sub>1</sub> must be even.


## EXCHANGE BYTE




RR, RS



## OR BYTE




RR, RS




RX, RSI

The OR of the low order bytes specified by the first and second operands replace the first operand low order byte. The high order byte of R<sub>1</sub> is set to zero.

## LOAD BYTE




RR




RX, RXI

The 8-bit byte stored in the low order byte of the second operand location is stored in the low order byte of R<sub>1</sub>. The high order byte of the R<sub>1</sub> is set to zero.

## BYTE SWAP




RR, RS




RX

The two bytes of the second operand are swapped and loaded into the register specified by the first operand.

## INSERT CHARACTER




RR, RS




RX, RSI

The byte at the second operand location is loaded into the low order byte of R<sub>1</sub> without changing the contents of the high order byte of R<sub>1</sub>.

## COMPARE LOGICAL BYTE




RR, RS



RX

The low order byte of the first and second operands are compared. The result is indicated in the condition code.


## LOAD PROGRAM STATUS WORD



RX

A 32-bit new PSW is loaded from the memory location specified by the second operand as the current PSW.


## EXCHANGE PROGRAM STATUS



RR


PSW (0:15) → (R<sub>1</sub>)  
R<sub>2</sub> → PSW (0:15)

## STORE PROGRAM STATUS WORD




RX

The 32-bit PSW is stored at the location specified by the second operand.

STORE CHARACTER  
STORE BYTE


RR, RS




RX, RSI

The least significant byte of the first operand is stored in the location specified by the second operand. The other byte of the second location is unchanged.

## AND BYTE



RR, RS



RX, RSI

The AND of the low order bytes specified by the first second operands replace the first operand low order byte. The high order byte of R<sub>1</sub> is set to zeros.

## SUPERVISOR CALL

|    |                |                |    |
|----|----------------|----------------|----|
|    |                |                | RX |
| OP | R <sub>1</sub> | X <sub>2</sub> | d  |

OLD PSW  $\rightarrow [(X_2) + d]$   
 $[(X_2) + d] + 4 \rightarrow$  NEW PSW

## P/PUSH

|    |                |                |
|----|----------------|----------------|
|    |                | RR             |
| OP | R <sub>1</sub> | R <sub>2</sub> |

R<sub>1</sub> THRU R<sub>2</sub>  $\rightarrow$  STACK

## P/POP

|    |                |                |
|----|----------------|----------------|
|    |                | RR             |
| OP | R <sub>1</sub> | R <sub>2</sub> |

STACK  $\rightarrow$  R<sub>1</sub> THRU R<sub>2</sub>

## SET, CLR, COMPLEMENT, TEST BIT PSW

|    |   |
|----|---|
| OP | N |
|----|---|

The condition flags in the current PSW are set, cleared, complemented, or tested. N defines the bit(s) to be affected or tested.

## CALL

|    |                |                |    |
|----|----------------|----------------|----|
|    |                |                | RX |
| OP | R <sub>1</sub> | R <sub>2</sub> | d  |

Jump to the memory location specified by the second operand and push PSW (16:31) onto stack.

## RETURN

|    |   |   |
|----|---|---|
| OP | X | X |
|----|---|---|

POP STACK  
 STACK  $\rightarrow$  PSW (16:31)

## PUSH

|    |   |   |
|----|---|---|
| OP | X | X |
|----|---|---|


PSW  
 $\{R_0-R_{15}\}$   $\rightarrow$  STACK

## POP

|    |   |   |
|----|---|---|
| OP | X | X |
|----|---|---|

STACK  $\rightarrow$  PSW  
 $\{R_0-R_{15}\}$

## P/PUSH



## TRANSLATE AND TEST

|         |                |                |
|---------|----------------|----------------|
| OP      | R <sub>1</sub> | R <sub>2</sub> |
| LENGTH  |                |                |
| ADDRESS |                | R <sub>2</sub> |

This instruction proceeds like translate except that the bytes of the first operand (defined by R<sub>1</sub>) are not changed in storage. When the bytes of the translate table (R<sub>2</sub>) the instruction proceeds to the next byte of the first operand. If the byte of the translate table is not zero, the instruction is halted with the address pointed to last in the translate table held in register 1.

## EXECUTE

|    |                |                |    |
|----|----------------|----------------|----|
|    |                |                | RX |
| OP | R <sub>1</sub> | X <sub>2</sub> | d  |

The upper 16 bits of the instruction at the second operand is 'OR'ed with R<sub>1</sub> and executed.

## DECIMAL ADD

|    |                |                |
|----|----------------|----------------|
| OP | R <sub>1</sub> | R <sub>2</sub> |
|----|----------------|----------------|

|    |                |                |   |
|----|----------------|----------------|---|
| OP | R <sub>1</sub> | X <sub>2</sub> | d |
|----|----------------|----------------|---|

Nibbles in operand 1 and operand 2 are added. The result is placed in operand one.

## DECIMAL SUBTRACT

|  |                |                |
|--|----------------|----------------|
|  | R <sub>1</sub> | R <sub>2</sub> |
|--|----------------|----------------|

|  |                |                |   |
|--|----------------|----------------|---|
|  | R <sub>1</sub> | X <sub>2</sub> | d |
|--|----------------|----------------|---|

Nibbles in operand 2 are subtracted from nibbles in operand 1 and the result is placed in operand 1.

## TRANSLATE

|    |                |                |
|----|----------------|----------------|
|    |                | RR             |
| OP | R <sub>1</sub> | R <sub>2</sub> |


R<sub>1</sub>

|         |  |
|---------|--|
| LENGTH  |  |
| ADDRESS |  |

R<sub>2</sub>

|         |  |
|---------|--|
| ADDRESS |  |
|---------|--|

The addresses specified by R<sub>1</sub> + 1 and R<sub>2</sub> define two tables. R<sub>1</sub> + 1 address is the top location of a table to be translated. R<sub>2</sub> address the first location of the translation table. The value (one byte) pointed to be the R<sub>1</sub> + 1 address is indexed by (added to) the address value of R<sub>2</sub> to find the translation code. This translation code replaces the value pointed to by the R<sub>1</sub> + 1 address. After one byte is translated, the length is decremented and the address of R<sub>1</sub> + 1 incremented and the instruction repeated, until the length equals zero. This instruction is interruptable. If this instruction is interrupted, the PC is left pointing to this instruction so that this instruction can be resumed after the interrupt service is complete.



## MOVE LONG

|        |                |                |
|--------|----------------|----------------|
| OP     | R <sub>1</sub> | R <sub>2</sub> |
| LENGTH |                |                |

R<sub>1</sub>

|         |                |
|---------|----------------|
| ADDRESS |                |
| ADDRESS | R <sub>2</sub> |

Moves bytes defined by R<sub>1</sub> to R<sub>2</sub>. Both addresses incremented after each transfer. This instruction is interruptable.


## COMPARE LONG

|        |                |                |
|--------|----------------|----------------|
| OP     | R <sub>1</sub> | R <sub>2</sub> |
| LENGTH |                |                |

R<sub>1</sub>

|         |                |
|---------|----------------|
| ADDRESS |                |
| ADDRESS | R <sub>2</sub> |

Compares the first operand against the second operand. The length is decremented and the address incremented after each compare. When length = zero of the bytes compared are not equal, the instruction is halted.



## DECREMENT INDEXES

|    |                |                |
|----|----------------|----------------|
| OP | R <sub>1</sub> | R <sub>2</sub> |
|----|----------------|----------------|

R<sub>1</sub> - 1  $\rightarrow$  R<sub>1</sub>  
 R<sub>2</sub> - 1  $\rightarrow$  R<sub>2</sub>

One is subtracted from R<sub>1</sub> and the result placed back into R<sub>1</sub>. One is subtracted from R<sub>2</sub> and the result placed back into R<sub>2</sub>. R<sub>1</sub> and R<sub>2</sub> may specify the same register with will effectively subtract two from that register.

SHIFT RIGHT ARITHMETIC  
SHIFT RIGHT DOUBLE ARITHMETIC

|    |                |                |         |
|----|----------------|----------------|---------|
| OP | R <sub>1</sub> | R <sub>2</sub> | RX, RSI |
|----|----------------|----------------|---------|

The contents of R<sub>1</sub> for single shifts and R<sub>1</sub>, R<sub>1</sub> + 1 for double shifts are shifted the number of places specified by the second operand. The sign bit is unchanged. Bits shifted in are set equal to the sign bit. Bits shifted out are shifted through the carry bit.



APPENDIX B

```
*****
MACRO DEFINITIONS FOR MICRO/29
*****
DEFINITIONS FOR CPU REGISTERS
R0 SET 0
R1 SET 1
R2 SET 2
R3 SET 3
R4 SET 4
R5 SET 5
R6 SET 6
R7 SET 7
R8 SET 8
R9 SET 9
R10 SET 10
R11 SET 11
R12 SET 12
R13 SET 13
R14 SET 14
R15 SET 15
X0 SET 0
X1 SET 1
X2 SET 2
X3 SET 3
X4 SET 4
X5 SET 5
X6 SET 6
X7 SET 7
X8 SET 8
X9 SET 9
X10 SET 10
X11 SET 11
X12 SET 12
X13 SET 13
X14 SET 14
X15 SET 15
;
PRESET CONDITION CODES
CY? SET 0BH ;CARRY
NC? SET 0AH ;NO CARRY
Z? SET 05H ;ZERO
NZ? SET 04H ;NOT ZERO
GT? SET 06H ;I2'S COMP GREATER THAN
LT? SET 05H ;I2'S COMP. LESS THAN
GE? SET 02H ;I2'S COMP. GREATER THAN OR EQUAL TO
LE? SET 01H ;I2'S COMP. LESS THAN OR EQUAL TO
PL? SET 0EH ;PLUS, SIGN = 0
MI? SET 0FH ;MINUS, SIGN = 1
HI? SET 09H ;I1'S COMP. HIGHER
LS? SET 08H ;I1'S COMP. LOWER OR SAME
HS? SET 0CH ;I1'S COMP. HIGHER OR SAME
LO? SET 0DE ;I1'S COMP. LOWER
OV? SET 0FH ;OVERFLOW
NV? SET 0EH ;NOT OVERFLOW
;
=====
RR TYPE INSTRUCTIONS
=====
LR LOAD REGISTER 18
MACRO R1,R2
DB 18H,R1*10H+R2
ENDM
;
AR ADD REGISTER 1A
MACRO R1,R2
DB 1AH,R1*10H+R2
ENDM
;
SR SUBTRACT REGISTER 1B
MACRO R1,R2
DB 1BH,R1*10H+R2
ENDM
;
NR AND REGISTERS 14
MACRO R1,R2
DB 14H,R1*10H+R2
ENDM
;
ORR OR REGISTERS 16
MACRO R1,R2
DB 16H,R1*10H+R2
ENDM
;
CLR COMPARE LOGICAL REGISTERS 15
MACRO R1,R2
;
DB 15H,R1*10H+R2
ENDM
;
XR EXCLUSIVE OR REGISTERS 17
XR MACRO R1,R2
DB 17H,R1*10H+R2
ENDM
;
=====
RX TYPE INSTRUCTIONS
=====
LD LOAD MEMORY 58
MACRO R1,X2,DI
DB 58H,R1*10H+X2,(DI) SHR 8,(DI) AND 0FFH
ENDM
;
ST STORE IN MEMORY 50
MACRO R1,X2,DI
DB 50H,R1*10H+X2,(DI) SHR 8,(DI) AND 0FFH
ENDM
;
ADD ADD FROM MEMORY 5A
MACRO R1,X2,DI
DB 5AH,R1*10H+X2,(DI) SHR 8,(DI) AND 0FFH
ENDM
;
SUB SUBTRACT FROM MEMORY 5B
MACRO R1,X2,DI
DB 5BH,R1*10H+X2,(DI) SHR 8,(DI) AND 0FFH
ENDM
;
N AND WITH MEMORY 54
MACRO R1,X2,DI
DB 54H,R1*10H+X2,(DI) SHR 8,(DI) AND 0FFH
ENDM
;
O OR WITH MEMORY 56
MACRO R1,X2,DI
DB 56H,R1*10H+X2,(DI) SHR 8,(DI) AND 0FFH
ENDM
;
CMP COMPARE WITH MEMORY 55
MACRO R1,X2,DI
DB 55H,R1*10H+X2,(DI) SHR 8,(DI) AND 0FFH
ENDM
;
=====
IMMEDIATE INSTRUCTIONS
=====
LI LOAD IMMEDIATE 41
MACRO R1,I2
DB 41H,R1*10H,(I2) SHR 8,(I2) AND 0FFH
ENDM
;
NI AND IMMEDIATE 94
MACRO R1,I2
DB 94H,R1*10H,(I2) SHR 8,(I2) AND 0FFH
ENDM
;
OI OR IMMEDIATE 96
MACRO R1,I2
DB 96H,R1*10H,(I2) SHR 8,(I2) AND 0FFH
ENDM
;
XI EXCLUSIVE OR IMMEDIATE 97
MACRO R1,I2
DB 97H,R1*10H,(I2) SHR 8,(I2) AND 0FFH
ENDM
;
AI ADD IMMEDIATE 9A
MACRO R1,I2
DB 9AH,R1*10H,(I2) SHR 8,(I2) AND 0FFH
ENDM
;
SI SUBTRACT IMMEDIATE 9B
MACRO R1,I2
DB 9BH,R1*10H,(I2) SHR 8,(I2) AND 0FFH
ENDM
;
```

|      |   |    |     |  |    |
|------|---|----|-----|--|----|
| CI   | COMPARE IMMEDIATE   | 95 | SRL | SHIFT RIGHT LOGICAL  | 88 |
|      | MACRO R1,I2<br>DB 95H,R1*10H,(I2) SHR 8,(I2) AND 0FFH<br>ENDM       |    | SRL | MACRO R1,CT<br>DB 88H,R1*10H+(CT-1)<br>ENDM                          |    |
|      | =====   |    | SLL | SHIFT LEFT LOGICAL   | 89 |
|      | BRANCH AND CONDITIONAL BRANCH INSTRUCTIONS                          |    | SLL | MACRO R1,CT<br>DB 89H,R1*10H+(CT-1)<br>ENDM                          |    |
| BX   | UNCONDITIONAL BRANCH  | 74 | SRA | SHIFT RIGHT ARITHMETIC   | 8A |
|      | MACRO X1,DI<br>DB 74H,X1*10H,(DI) SHR 8,(DI) AND 0FFH<br>ENDM       |    | SRA | MACRO R1,CT<br>DB 8AH,R1*10H+(CT-1)<br>ENDM                          |    |
| BC   | CONDITIONAL BRANCH  | 47 | RRL | ROTATE RIGHT   | A8 |
|      | MACRO CC,X2,DI<br>DB 47H,CC*10H+X2,(DI) SHR 8,(DI) AND 0FFH<br>ENDM |    | RRL | MACRO R1,CT<br>DB 9AH,R1*10H+(CT-1)<br>ENDM                          |    |
| BAL  | BRANCH AND LINK   | 45 | RLL | ROTATE LEFT  | AA |
|      | MACRO R1,X2,DI<br>DB 45H,R1*10H+X2,(DI) SHR 8,(DI) AND 0FFH<br>ENDM |    | RLL | MACRO R1,CT<br>DB 0AAH,R1*10H+(CT-1)<br>ENDM                         |    |
| BALR | BRANCH AND LINK REGISTER  | 65 |     | I/O INSTRUCTIONS   |    |
|      | MACRO R1,R2<br>DB 05H,R1*10H+R2<br>ENDM                             |    |     |  |    |
| BR   | BRANCH REGISTER UNCONDITIONAL                                       | 64 | IN  | INPUT  | A9 |
|      | MACRO R1<br>DB 04H,R1*10H<br>ENDM                                   |    | IN  | MACRO R1,X2,DI<br>DB 0A0H,R1*10H+X2,(DI) SHR 8,(DI) AND 0FFH<br>ENDM |    |
|      | =====   |    | OUT | OUTPUT   | A2 |
|      | SHIFT AND ROTATE INSTRUCTIONS                                       |    | OUT | MACRO R1,X2,DI<br>DB 0A2H,R1*10H+X2,(DI) SHR 8,(DI) AND 0FFH<br>ENDM |    |
| SLA  | SHIFT LEFT ARITHMETIC   | 8B |     |  |    |
|      | MACRO R1,CT<br>DB 8BH,R1*10H+(CT-1)<br>ENDM                         |    |     |  |    |

## APPENDIX C

```

**MACRO
; SIMPLE MONITOR FOR THE AMD HIGH-SPEED 16-BIT COMPUTER
; BY: JIM BRICK
; MACLIB MICRO29

PFFA = DATA: EQU 0FFFAH ;USART DATA PORT ADDRESS
FBFB = STATUS: EQU 0FFFBH ;USART CONTROL PORT ADDRESS
QADD = CRLY: EQU 0A8DH ;LINE-FEED, CARRIAGE RETURN
0000 ; ORG 0
; BEGIN: IR R0,R0 ;CLEAR R0
0000+1700 BAL R14,R0,COCRFL ;NEW LINE ON CONSOLE
0002+45E00028 MONLP: BAL R14,R0,PROMPT ;I/P PROMPT
0006+45E00016 BAL R14,R0,GETIP ;GET USERS I/P
000A+45E00040 BAL R14,R0,SCANNER ;DECODE & EXECUTE COMMAND
0009+45E0009C BX R0,MONLP ;REPEAT LOOP FOREVER
; PROMPT: ST R14,R0,GPROMPT ;SAVE RET
001A+4120003E LI R2,',' ;PROMPT CHARACTER '>'
001E+45E003D6 LD R14,R0,CRTOUT ;PROMPT TO CRT
0022+56E003EA BR R14 ;DOCRLF: ST R14,R0,GDOCRLF ;SAVE RET
0028+56E003EC LI R2,CRLF ;CR/LF CODES
0030+45E003D8 SRL R2,8 ;GET CR CODE
0034+8627 BAL R14,R0,CRTOUT ;I/P CR
0036+45E003D6 LD R14,R0,GDOCRLF ;RESTORE RET
003A+56E003EC BR R14 ;DOCRLF: ST R14,R0,GDOCRLF ;SAVE RET
0040+41200A0D LI R2,CRLF ;CR/LF CODES
0043+45E003D8 RAL R14,R0,CRTOUT ;I/P LF
0046+41400008 IPLP: BAL R14,R0,GETCHR ;GET NEXT I/P CHARACTER
004C+45E00398 SLL R1,8 ;POSITION I/P CHAR TO HI BYTE
0050+8917 LR R5,R1 ;SAVE HI BYTE
0052+1851 ORR R15,R15 ;TEST RET CODE
0054+16FF BC Z7,R0,DOEOF ;TO EOF IF RC = ZERO
0056+47500082 BAL R14,R0,GETCHR ;NEXT CHARACTER
0058+45E00398 NI R1,0FFFH ;SAVE ONLY I/P CHARACTER IN LC
005E+941000FF ORR R5,R1 ;COMBINE TWO BYTES FOR ONE WORD
0062+1651 ORR R15,R15 ;TEST RET CODE
0064+16FF BC Z7,R0,DOEOF ;TO EOF IF RC = ZERO
0066+47500082 ST R5,R3,0 ;DATA TO I/P BUFFER
006A+50530000 AI R3,0000H ;MAX I/P COUNT
006B+45E00008 IPLP: BAL R14,R0,GETCHR ;GET NEXT I/P CHARACTER
0071+7400004C DOXOF2: LI R5,0000H ;EOF AFTER MAX LINE
0078+41500D00 DOXOF: ST R5,R3,0 ;DATA/EOF TO BUFFER
0082+50530000 LD R14,R0,GETIP ;RESTORE RET
0084+45E003E LI R14 ;DOCRLF: ST R14,R0,GDOCRLF ;SAVE RET
008C+56E003F0 LI R4,BUFOP1 ;(ADDRESS PORTION OF BUFFER)
0090+41400040 LD R14,R0,CVADDR ;ASCII ADDRESS TO BINARY IN R6
0096+45E00304 LD R6,0FFF0H ;BEGIN ON EVEN WORD BOUNDARY
00CA+9460PFY0 LI R12,16 ;O/P LINE COUNT
00CE+41C00010 DMPLP: ST R6,R0,DMPAD ;SAVE CURRENT O/P ADDRESS
00D2+56E00404 LD R14,R0,TYPAD ;TYPE CURRENT CONTENTS OF R6
00D6+45E00110 LI R2,' ' ;SPACE
00DA+41200020 BAL R14,R0,CRTOUT ;TO CRT
00DE+45E003D8 LD R14,R0,CRTOUT ;2 SPACES
00E2+45E003D8 BAL R14,R0,DMPOUT ;PUT OUT ONE LINE OF DUMP DATA
00E6+45E00126 LI R2,' ' ;SPACE
00EA+41200020 BAL R14,R0,CRTOUT ;TO CRT
00EE+45E003D8 BAL R14,R0,TYPLIT ;O/P LITERAL DATA
00F2+45E0015C BAL R14,R0,DOCRLF ;NEW LINE ON CRT
00F6+45E00028 LD R6,R0,DMPAD ;CURRENT DUMPOUT ADDRESS
00FA+56E00404 LD R6,16 ;ADDRESS NEXT LINE
00FE+94600010 AI R6,16 ;ADDRESS NEXT LINE
0102+94C00001 BC N27,R0,DMPLP ;LOOP THRU O/P DATA
0106+47400022 LD R14,R0,OSCANNER ;RESTORE RET
010A+56E003F0 BR R14 ;;
0110+50E003F2 RAL R14 ;;
0114+8867 RRL R6,8 ;HI ADDRESS BYTE
0116+45E00351 SRL R6,8 ;LO ADDRESS BYTE
011A+8867 RAL R14,R0,BINOUT ;O/P
011C+45E00351 LD R14,R0,GTYPAD ;RESTORE RET
0120+56E003F2 BR R14 ;;
0124+04E0 RAL R14 ;;
0126+50E003F4 DMPLP: ST R14,R0,GDMPOUT ;SAVE RET
012A+56E00404 LD R7,R0,DMPAD ;GET O/P DATA ADDRESS
012E+41D00008 LI R13,8 ;O/P WORD COUNT
0130+8867 LD R6,R7,0 ;GET NEXT WORD
0132+56E00000 RRL R6,8 ;HI BYTE FIRST
0138+45E0035E SRL R6,8 ;LO BYTE
013C+8867 BAL R14,R0,BINOUT ;O/P
013E+45E00235E BAL R14,R0,BINOUT ;O/P
0142+41200020 LI R2,' ' ;SPACE
0144+45E003D8 BAL R14,R0,CRTOUT ;TO CRT
0146+45E003D8 AI R7,0002 ;BUMP I/P DATA ADDRESS
014A+94700002 SI R13,0001 ;WORD COUNT -1
014E+91D00001 BC N27,R0,DMPLP ;LOOP THRU LINE
0152+47400132 LD R14,R0,GDMPOUT ;RESTORE RET
0156+56E003F4 BR R14 ;;
015A+8867 RAL R14 ;;
015C+8867 LR R2,R6 ;TO O/P REG
015D+45E003F6 TIPLP: ST R14,R0,GTYPPLIT ;SAVE RET
015F+56E003F0 LD R7,R0,DMPAD ;GET O/P DATA ADDRESS
0160+56E00404 LI R13,8 ;WORD COUNT
0164+41D00005 DMPLP: LD R6,R7,0 ;NEXT O/P WORD
0168+56E00000 RRL R6,8 ;HI BYTE FIRST
0170+45E00196 BAL R14,R0,DOCIT ;CHECK FOR PRINTABLE CHARACTER
0174+45E003D8 SRL R6,8 ;GET LO BYTE
0176+8867 LR R2,R6 ;TO O/P REG
017A+1826 BAL R14,R0,DOCIT ;CHECK FOR PRINTABLE CHARACTER
017C+45E00196 BAL R14,R0,DOCIT ;CHECK FOR PRINTABLE CHARACTER
0180+45E003D8 BAL R14,R0,CRTOUT ;TO CRT
0184+94700002 AI R7,0002 ;TO NEXT WORD
0186+94D00001 BC N27,R0,VTPLP ;LOOP THRU O/P LINE
0188+94D00001 BC N27,R0,DOCRLF ;NEW LINE ON CRT
0190+56E003F6 LD R14,R0,GTYPPLIT ;RESTORE RET
0194+04E0 BR R14 ;;
0196+942000FF DOCIT: NI R2,00FFH ;GET LOW BYTE
0198+942000FF CI R2,' ' ;BELOW BLANK?
019A+95200026 BC LT7,R0,SETPER ;SET PERIOD IF TRUE
019E+473001AA CI R2,007FH ;BELOW DEL?
01A2+9520007F BC LT7,R14,0 ;RET IF TRUE (CHAR PRINTABLE)
01A6+47310000 SETPER: LI R2,0000 ;SET PERIOD AS CHARACTER TO PRI
01A8+04E0 BR R14 ;;
01B0+41400010 STORE: LI R4,BUFOP1 ;(ADDRESS FIELD)
01B4+45E00304 BAL R14,R0,CVADDR ;ASCII ADDRESS TO BINARY (IN R6)
01B8+56E00406 LD R4,R0,DATAD ;GET CURRENT I/P DATA ADDRESS
01B9+895B XR R13,R13 ;CLEAR NIBBLE COUNT REG
01C0+17DD STLP: BAL R14,R0,UPSTOR ;UPPER BYTE FIRST
01B1+45E001E6 LD R14,R0,OSCANNER ;GET RET
01C2+56E003F0 CI R5,000DH ;END? (CR = END)
01C6+9550000D BC Z7,R14,0 ;RET IF TRUE
01CA+47510000 BAL R14,R0,LOSTOR ;LOWER BYTE
01C8+45E001FA LD R14,R0,OSCANNER ;GET RET
01D2+56E003F0 CI R5,000DH ;END?
01D6+9550000D BC Z7,R14,0 ;RET IF TRUE
01DA+47510000 AI R4,0002 ;TO NEXT WORD
01D8+94700000 BX R0,STLP ;CONTINUE STORING DATA
01E2+740001BE UPSTOR: ST R14,R0,GUPSTOR ;SAVE RET
01E6+50E003FA LD R5,R4,0 ;GET NEXT DATA
01E8+58540000 SRL R5,8 ;GET HI BYTE
01EE+8857 RAL R14,R0,STDATA ;GO STORE BYTE
01F4+56E003FA LD R14,R0,GUPSTOR ;RESTORE RET
01F8+04E0 RAL R14 ;;
01FA+50E003FA LD R5,R4,0 ;GET DATA
01FE+58540000 NI R5,00YFH ;GET LOW BYTE
0202+945000FF BAL R14,R0,STDATA ;GO STORE BYTE
0206+45E00210 LD R14,R0,GUPSTOR ;RESTORE RET
0208+56E003FA LD R14,R0,GUPSTOR ;RESTORE RET
020E+04E0 BR R14 ;;
0210+50E003FC STDATA: ST R14,R0,GSTDATA ;SAVE RET
0214+45E00230 BAL R14,R0,CDEL ;CHECK FOR DELIMITER
0218+56E003FC LD R14,R0,GSTDATA ;GET RET
021C+47510000 BC Z7,R14,0 ;RET IF RC = 0
0220+45E0025A BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
0224+47300232 BC LT7,R0,SETND ;NZ. RC = END
0228+45E00290 BAL R14,R0,NIBBLE ;STORE THIS NIBBLE
022C+56E003FC LD R14,R0,GSTDATA ;RESTORE RET
0230+94000000 BC R0,BEGIN ;BACK TO MONITOR IF CALLEE RETU
0230+94000000 BX R0,BEGIN ;LAST NIBBLE (LSN)
0232+45E00250 STDATA: ST R14,R0,GSTDATA ;PREPARE OLD DATA FOR NEW NIBBL
0236+56E003FC LD R7,R6,0 ;DATA BACK TO MEMORY
0238+94700FF0 ORR R7,R5 ;INSERT NEW NIBBLE
0240+50760000 ST R7,R6,0 ;DATA BACK TO MEMORY
0244+56E003FA LD R5,R4,0 ;GET NEXT NIBBLE
0246+50760000 AI R13,0002 ;TO NEXT IF NOT THIS
0248+94D00001 SLL R5,8 ;POSITION THIS NIBBLE
0250+8953 SRL R5,4 ;POSITION THIS NIBBLE
0252+94700250 AI R13,0001 ;TO NEXT IF NOT THIS
0254+56E003FA LD R5,R4,0 ;GET DATA
0256+50760000 AI R7,00FFH ;PREPARE OLD DATA FOR NEW NIBBL
0258+04E0 BR R14 ;;
0260+17DD NXNIB3: XR R13,R13 ;LAST NIBBLE (LSN)
0262+94700FF0 ORR R7,R5 ;DATA BACK TO MEMORY
0264+94700FF0 SLL R7,R6,0 ;DATA BACK TO MEMORY
0266+50760000 AI R6,0002 ;BUMP MEM POINTER
0268+8857 RAL R14 ;;
0270+45E00250 LD R5,R4,0 ;GET TWO ADDRESS BYTES
0272+94600002 AI R6,0002 ;BUMP MEM POINTER
0274+45E00000 BAL R14,R0,GTYPPLIT ;JUMP...
0276+94000000 BX R0,BEGIN ;BACK TO MONITOR IF CALLEE RETU
0278+94000000 BX R0,BEGIN ;POSITION ADDRESS FOR NEXT NIBBL
0280+56E003FA LD R14,R0,CVADDR ;SAVE RET
0282+1766 LD R14,R0,GSTDATA ;RESTORE RET
0284+58540000 SRL R5,8 ;GET TWO ADDRESS BYTES
0286+8857 RAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
0288+45E00250 BC N27,R0,CVHOUT ;STOP IF NOT HEX DATA
0290+47400350 ORR R6,R5 ;FIRST ADDRESS NIBBLE TO R6
0292+8857 LD R5,R4,0 ;GET ADDRESS BYTES AGAIN
0294+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
0296+56E003FA LD R5,R4,0 ;GET ADDRESS BYTES AGAIN
0298+45E00250 BC N27,R0,CVHOUT ;STOP IF NOT HEX DATA
029A+94400002 LD R5,R4,0 ;NEXT ASCII ADDRESS DATA
029C+8857 SRL R5,8 ;HIGH BYTE FIRST
029E+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02A0+94C00001 BC N27,R0,CVHOT1 ;STOP IF NOT HEX DATA
02A2+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02A4+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02A6+94400002 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02A8+8857 SLL R6,4 ;POSITION ADDRESS FOR NEXT NIBBL
02A9+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02A9+8857 LD R5,R4,0 ;GET ADDRESS DATA AGAIN
02AC+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02AC+8857 LD R5,R4,0 ;STOP IF NOT HEX DATA
02AD+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02AD+8857 LD R5,R4,0 ;STOP IF NOT HEX DATA
02AE+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02AE+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02AF+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02AF+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02B0+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02B0+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02B1+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02B1+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02B2+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02B2+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02B3+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02B3+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02B4+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02B4+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02B5+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02B5+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02B6+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02B6+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02B7+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02B7+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02B8+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02B8+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02B9+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02B9+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02BA+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02BA+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02BC+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02BC+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02BD+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02BD+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02BE+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02BE+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02BF+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02BF+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C0+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C0+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C1+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C1+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C2+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C2+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C3+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C3+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C4+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C4+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C5+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C5+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C6+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C6+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C7+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C7+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C8+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C8+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C9+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C9+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C0+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C0+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C1+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C1+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C2+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C2+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C3+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C3+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C4+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C4+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C5+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C5+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C6+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C6+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C7+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C7+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C8+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C8+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C9+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C9+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C0+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C0+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C1+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C1+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C2+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C2+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C3+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C3+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C4+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C4+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C5+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C5+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C6+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C6+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C7+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C7+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C8+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C8+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C9+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C9+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C0+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C0+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C1+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C1+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C2+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C2+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C3+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C3+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C4+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C4+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C5+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C5+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C6+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C6+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C7+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C7+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C8+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C8+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C9+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C9+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C0+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C0+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C1+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C1+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C2+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C2+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C3+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C3+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C4+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C4+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C5+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C5+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C6+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C6+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C7+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C7+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C8+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C8+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C9+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C9+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C0+45E00250 BAL R14,R0,ASCREX ;ASCII BYTE TO HEX NIBBLE
02C0+8857 LD R5,R4,0 ;POSITION ADDRESS FOR NEXT NIBBL
02C1+45E00250 BAL R14,R0,AS
```

```

0348+1665 CVROUT: AI R4,0002 ;TO NEXT MEMORY WORD
0350+9A000002 CVHOT1: ST R4,R0,DATAD ;SAVE AS DATA ADDRESS
0354+50400406 LD R14,R0,GCVADDR ;RESTORE RET
0358+58E00402 BR R14 ;
035C+0410 ;BINOUT: ST R14,R0,GINOUT ;SAVE RET
035B+501003FE LR R2,R6 ;I/O BYTE TO R2
0362+1826 SRL R2,4 ;UPPER NIBBLE FIRST
0364+0823 NI R2,000FH ;KEEP ONLY GOOD DATA
0366+94200007 BAL R14,R0,HEXEX ;BINARY NIBBLE TO ASCII BYTE
036A+45E00386 BAL R14,R0,CRTOUT ;NIBBLE (BYTE) OUT TO CRT
036E+45E003D8 LR R2,R6 ;I/O/P DATA TO R2
0372+1826 NI R2,000FB ;KEEP ONLY LOW NIBBLE
0374+9420000F BAL R14,R0,HEXEX ;BINARY NIBBLE TO ASCII BYTE
0378+45E00386 BAL R14,R0,CRTOUT ;AND OUT TO CRT
037C+45E003D8 LD R14,R0,GINOUT ;RESTORE RET
0380+58E003FE BR R14 ;
0384+0410 ;HEXEX: CI R2,000AH ;A-F ?
0386+9520000A BC M17,R0,CON ;BR IF NOT TRUE
038A+47F00392 AI R2,0007H ;ADJUST FOR A-F
038E+9A200007 CON: AI R2,0030H ;MAKE ASCII
0392+9A200030 BR R14 ;
0396+0410 ;GETCHR: ST R14,R0,GGETCHR ;SAVE RET
0398+50100400 RDCHR: IN R1,R0,STATUS ;STRIP PARITY
039C+A010FFF8 NI R1,0002 ;I/P READY?
03A0+54100002 BC Z7,R0,RDCHR ;LOOP UNTIL CHARACTER READY
03A4+4750039C IN R1,R0,DATA ;READ DATA
03A6+A010FFFA NI R1,007FH ;KEEP ONLY DATA BYTE
03AC+94100007 LR R2,R1 ;DATA TO R2
03B0+1821 BAL R14,R0,CRTOUT ;ECHO I/P
03B2+45E003D8 LR R1,R2 ;DATA BACK TO R1
03B6+1812 LD R14,R0,GGETCHR ;GET RET
03B8+58E00400 LI R1,-1 ;SET R15.NZ.
03BC+41F0FFFF LI R2,000AH ;LF CODE IN CASE OF CR

```

```

03C0+4120000A CI R1,000DE ;DATA = CR ?
03C4+9510000D BC NZT,R14,0 ;RET IF NO
03C6+47400000 BAL R14,R0,CRTOUT ;DO LF IF PREVIOUS WAS CR
03CC+45E003D8 XR R15,R15 ;SET RC = ZERO FOR CR
03D0+17FF LD R14,R0,GGETCR ;RESTORE RETURN
03D2+50B00400 BR R14 ;
03D6+04E0 ;CRTOUT: IN R1,R0,STATUS ;GET STATUS BYTE
03D8+A010FFF8 NI R1,0001 ;XMITTER EMPTY?
03DC+94100001 BC Z7,R0,CRTOUT ;WAIT FOR XMITTER TO EMPTY
03D8+475003D8 OUT R2,R0,DATA ;I/O/P DATA TO CRT
03E4+A220FFF8 BR R14 ;
03E8+04E0 ;GROMPT DS 2
03E9 GDOCRLF DS 2
03EA GSCANNER DS 2
03EB GTPAD DS 2
03FC GDMPOUT DS 2
03FD GTYPAD DS 2
03FE GTYPLIT DS 2
03FF GSTORE DS 2
03FA GUFSTOR DS 2
03FB GTYPA DS 2
03FC GBAUDR DS 2
03FD GGETCHR DS 2
03FE GCVADDR DS 2
0400 ;DMPAD: DS 2
0401 DATAD: DS 2
0402 ;JMPCMD: DB 'D'
0403 STHCMD: DB 'S'
0404 JHPCMD: DB 'J'
0405 ;BUFFER: DS 2
0406 BUFOPI: DS 128
0407 ;END
0408 ;035E BEGIN
0409 ;0352 CINOUT
0410 ;0354 COUT
0411 ;0359 GPUTPUT
0412 ;035A GPUTPUT
0413 ;035B COUT
0414 ;035C RDCHR
0415 ;035D SETND
0416 ;035E SCANNER
0417 ;035F SETRD
0418 ;035A SETRD
0419 ;035B RDCHR
0420 ;035C SETRD
0421 ;035D RDCHR
0422 ;035E SETRD
0423 ;035F RDCHR
0424 ;035A RDCHR
0425 ;035B RDCHR
0426 ;035C RDCHR
0427 ;035D RDCHR
0428 ;035E RDCHR
0429 ;035F RDCHR
0430 ;035A RDCHR
0431 ;035B RDCHR
0432 ;035C RDCHR
0433 ;035D RDCHR
0434 ;035E RDCHR
0435 ;035F RDCHR
0436 ;035A RDCHR
0437 ;035B RDCHR
0438 ;035C RDCHR
0439 ;035D RDCHR
0440 ;035E RDCHR
0441 ;035F RDCHR
0442 ;035A RDCHR
0443 ;035B RDCHR
0444 ;035C RDCHR
0445 ;035D RDCHR
0446 ;035E RDCHR
0447 ;035F RDCHR
0448 ;035A RDCHR
0449 ;035B RDCHR
0450 ;035C RDCHR
0451 ;035D RDCHR
0452 ;035E RDCHR
0453 ;035F RDCHR
0454 ;035A RDCHR
0455 ;035B RDCHR
0456 ;035C RDCHR
0457 ;035D RDCHR
0458 ;035E RDCHR
0459 ;035F RDCHR
0460 ;035A RDCHR
0461 ;035B RDCHR
0462 ;035C RDCHR
0463 ;035D RDCHR
0464 ;035E RDCHR
0465 ;035F RDCHR
0466 ;035A RDCHR
0467 ;035B RDCHR
0468 ;035C RDCHR
0469 ;035D RDCHR
0470 ;035E RDCHR
0471 ;035F RDCHR
0472 ;035A RDCHR
0473 ;035B RDCHR
0474 ;035C RDCHR
0475 ;035D RDCHR
0476 ;035E RDCHR
0477 ;035F RDCHR
0478 ;035A RDCHR
0479 ;035B RDCHR
0480 ;035C RDCHR
0481 ;035D RDCHR
0482 ;035E RDCHR
0483 ;035F RDCHR
0484 ;035A RDCHR
0485 ;035B RDCHR
0486 ;035C RDCHR
0487 ;035D RDCHR
0488 ;035E RDCHR
0489 ;035F RDCHR
0490 ;035A RDCHR
0491 ;035B RDCHR
0492 ;035C RDCHR
0493 ;035D RDCHR
0494 ;035E RDCHR
0495 ;035F RDCHR
0496 ;035A RDCHR
0497 ;035B RDCHR
0498 ;035C RDCHR
0499 ;035D RDCHR
049A ;035E RDCHR
049B ;035F RDCHR
049C ;035A RDCHR
049D ;035B RDCHR
049E ;035C RDCHR
049F ;035D RDCHR
04A0 ;035E RDCHR
04A1 ;035F RDCHR
04A2 ;035A RDCHR
04A3 ;035B RDCHR
04A4 ;035C RDCHR
04A5 ;035D RDCHR
04A6 ;035E RDCHR
04A7 ;035F RDCHR
04A8 ;035A RDCHR
04A9 ;035B RDCHR
04A0 ;035C RDCHR
04A1 ;035D RDCHR
04A2 ;035E RDCHR
04A3 ;035F RDCHR
04A4 ;035A RDCHR
04A5 ;035B RDCHR
04A6 ;035C RDCHR
04A7 ;035D RDCHR
04A8 ;035E RDCHR
04A9 ;035F RDCHR
04A0 ;035A RDCHR
04A1 ;035B RDCHR
04A2 ;035C RDCHR
04A3 ;035D RDCHR
04A4 ;035E RDCHR
04A5 ;035F RDCHR
04A6 ;035A RDCHR
04A7 ;035B RDCHR
04A8 ;035C RDCHR
04A9 ;035D RDCHR
04A0 ;035E RDCHR
04A1 ;035F RDCHR
04A2 ;035A RDCHR
04A3 ;035B RDCHR
04A4 ;035C RDCHR
04A5 ;035D RDCHR
04A6 ;035E RDCHR
04A7 ;035F RDCHR
04A8 ;035A RDCHR
04A9 ;035B RDCHR
04A0 ;035C RDCHR
04A1 ;035D RDCHR
04A2 ;035E RDCHR
04A3 ;035F RDCHR
04A4 ;035A RDCHR
04A5 ;035B RDCHR
04A6 ;035C RDCHR
04A7 ;035D RDCHR
04A8 ;035E RDCHR
04A9 ;035F RDCHR
04A0 ;035A RDCHR
04A1 ;035B RDCHR
04A2 ;035C RDCHR
04A3 ;035D RDCHR
04A4 ;035E RDCHR
04A5 ;035F RDCHR
04A6 ;035A RDCHR
04A7 ;035B RDCHR
04A8 ;035C RDCHR
04A9 ;035D RDCHR
04A0 ;035E RDCHR
04A1 ;035F RDCHR
04A2 ;035A RDCHR
04A3 ;035B RDCHR
04A4 ;035C RDCHR
04A5 ;035D RDCHR
04A6 ;035E RDCHR
04A7 ;035F RDCHR
04A8 ;035A RDCHR
04A9 ;035B RDCHR
04A0 ;035C RDCHR
04A1 ;035D RDCHR
04A2 ;035E RDCHR
04A3 ;035F RDCHR
04A4 ;035A RDCHR
04A5 ;035B RDCHR
04A6 ;035C RDCHR
04A7 ;035D RDCHR
04A8 ;035E RDCHR
04A9 ;035F RDCHR
04A0 ;035A RDCHR
04A1 ;035B RDCHR
04A2 ;035C RDCHR
04A3 ;035D RDCHR
04A4 ;035E RDCHR
04A5 ;035F RDCHR
04A6 ;035A RDCHR
04A7 ;035B RDCHR
04A8 ;035C RDCHR
04A9 ;035D RDCHR
04A0 ;035E RDCHR
04A1 ;035F RDCHR
04A2 ;035A RDCHR
04A3 ;035B RDCHR
04A4 ;035C RDCHR
04A5 ;035D RDCHR
04A6 ;035E RDCHR
04A7 ;035F RDCHR
04A8 ;035A RDCHR
04A9 ;035B RDCHR
04A0 ;035C RDCHR
04A1 ;035D RDCHR
04A2 ;035E RDCHR
04A3 ;035F RDCHR
04A4 ;035A RDCHR
04A5 ;035B RDCHR
04A6 ;035C RDCHR
04A7 ;035D RDCHR
04A8 ;035E RDCHR
04A9 ;035F RDCHR
04A0 ;035A RDCHR
04A1 ;035B RDCHR
04A2 ;035C RDCHR
04A3 ;035D RDCHR
04A4 ;035E RDCHR
04A5 ;035F RDCHR
04A6 ;035A RDCHR
04A7 ;035B RDCHR
04A8 ;035C RDCHR
04A9 ;035D RDCHR
04A0 ;035E RDCHR
04A1 ;035F RDCHR
04A2 ;035A RDCHR
04A3 ;035B RDCHR
04A4 ;035C RDCHR
04A5 ;035D RDCHR
04A6 ;035E RDCHR
04A7 ;035F RDCHR
04A8 ;035A RDCHR
04A9 ;035B RDCHR
04A0 ;035C RDCHR
04A1 ;035D RDCHR
04A2 ;035E RDCHR
04A3 ;035F RDCHR
04A4 ;035A RDCHR
04A5 ;035B RDCHR
04A6 ;035C RDCHR
04A7 ;035D RDCHR
04A8 ;035E RDCHR
04A9 ;035F RDCHR
04A0 ;035A RDCHR
04A1 ;035B RDCHR
04A2 ;035C RDCHR
04A3 ;035D RDCHR
04A4 ;035E RDCHR
04A5 ;035F RDCHR
04A6 ;035A RDCHR
04A7 ;035B RDCHR
04A8 ;035C RDCHR
04A9 ;035D RDCHR
04A0 ;035E RDCHR
04A1 ;035F RDCHR
04A2 ;035A RDCHR
04A3 ;035B RDCHR
04A4 ;035C RDCHR
04A5 ;035D RDCHR
04A6 ;035E RDCHR
04A7 ;035F RDCHR
04A8 ;035A RDCHR
04A9 ;035B RDCHR
04A0 ;035C RDCHR
04A1 ;035D RDCHR
04A2 ;035E RDCHR
04A3 ;035F RDCHR
04A4 ;035A RDCHR
04A5 ;035B RDCHR
04A6 ;035C RDCHR
04A7 ;035D RDCHR
04A8 ;035E RDCHR
04A9 ;035F RDCHR
04A0 ;035A RDCHR
04A1 ;035B RDCHR
04A2 ;035C RDCHR
04A3 ;035D RDCHR
04A4 ;035E RDCHR
04A5 ;035F RDCHR
04A6 ;035A RDCHR
04A7 ;035B RDCHR
04A8 ;035C RDCHR
04A9 ;035D RDCHR
04A0 ;035E RDCHR
04A1 ;035F RDCHR
04A2 ;035A RDCHR
04A3 ;035B RDCHR
04A4 ;035C RDCHR
04A5 ;035D RDCHR
04A6 ;035E RDCHR
04A7 ;035F RDCHR
04A8 ;035A RDCHR
04A9 ;035B RDCHR
04A0 ;035C RDCHR
04A1 ;035D RDCHR
04A2 ;035E RDCHR
04A3 ;035F RDCHR
04A4 ;035A RDCHR
04A5 ;035B RDCHR
04A6 ;035C RDCHR
04A7 ;035D RDCHR
04A8 ;035E RDCHR
04A9 ;035F RDCHR
04A0 ;035A RDCHR
04A1 ;035B RDCHR
04A2 ;035C RDCHR
04A3 ;035D RDCHR
04A4 ;035E RDCHR
04A5 ;035F RDCHR
04A6 ;035A RDCHR
04A7 ;035B RDCHR
04A8 ;035C RDCHR
04A9 ;035D RDCHR
04A0 ;035E RDCHR
04A1 ;035F RDCHR
04A2 ;035A RDCHR
04A3 ;035B RDCHR
04A4 ;035C RDCHR
04A5 ;035D RDCHR
04A6 ;035E RDCHR
04A7 ;035F RDCHR
04A8 ;035A RDCHR
04A9 ;035B RDCHR
04A0 ;035C RDCHR
04A1 ;035D RDCHR
04A2 ;035E RDCHR
04A3 ;035F RDCHR
04A4 ;035A RDCHR
04A5 ;035B RDCHR
04A6 ;035C RDCHR
04A7 ;035D RDCHR
04A8 ;035E RDCHR
04A9 ;035F RDCHR
04A0 ;035A RDCHR
04A1 ;035B RDCHR
04A2 ;035C RDCHR
04A3 ;035D RDCHR
04A4 ;035E RDCHR
04A5 ;035F RDCHR
04A6 ;035A RDCHR
04A7 ;035B RDCHR
04A8 ;035C RDCHR
04A9 ;035D RDCHR
04A0 ;035E RDCHR
04A1 ;035F RDCHR
04A2 ;035A RDCHR
04A3 ;035B RDCHR
04A4 ;035C RDCHR
04A5 ;035D RDCHR
04A6 ;035E RDCHR
04A7 ;035F RDCHR
04A8 ;035A RDCHR
04A9 ;035B RDCHR
04A0 ;035C RDCHR
04A1 ;035D RDCHR
04A2 ;035E RDCHR
04A3 ;035F RDCHR
04A4 ;035A RDCHR
04A5 ;035B RDCHR
04A6 ;035C RDCHR
04A7 ;035D RDCHR
04A8 ;035E RDCHR
04A9 ;035F RDCHR
04A0 ;035A RDCHR
04A1 ;035B RDCHR
04A2 ;035C RDCHR
04A3 ;035D RDCHR
04A4 ;035E RDCHR
04A5 ;035F RDCHR
04A6 ;035A RDCHR
04A7 ;035B RDCHR
04A8 ;035C RDCHR
04A9 ;035D RDCHR
04A0 ;035E RDCHR
04A1 ;035F RDCHR
04A2 ;035A RDCHR
04A3 ;035B RDCHR
04A4 ;035C RDCHR
04A5 ;035D RDCHR
04A6 ;035E RDCHR
04A7 ;035F RDCHR
04A8 ;035A RDCHR
04A9 ;035B RDCHR
04A0 ;035C RDCHR
04A1 ;035D RDCHR
04A2 ;035E RDCHR
04A3 ;035F RDCHR
04A4 ;035A RDCHR
04A5 ;035B RDCHR
04A6 ;035C RDCHR
04A7 ;035D RDCHR
04A8 ;035E RDCHR
04A9 ;035F RDCHR
04A0 ;035A RDCHR
04A1 ;035B RDCHR
04A2 ;035C RDCHR
04A3 ;035D RDCHR
04A4 ;035E RDCHR
04A5 ;035F RDCHR
04A6 ;035A RDCHR
04A7 ;035B RDCHR
04A8 ;035C RDCHR
04A9 ;035D RDCHR
04A0 ;035E RDCHR
04A1 ;035F RDCHR
04A2 ;035A RDCHR
04A3 ;035B RDCHR
04A4 ;035C RDCHR
04A5 ;035D RDCHR
04A6 ;035E RDCHR
04A7 ;035F RDCHR
04A8 ;035A RDCHR
04A9 ;035B RDCHR
04A0 ;035C RDCHR
04A1 ;035D RDCHR
04A2 ;035E RDCHR
04A3 ;035F RDCHR
04A4 ;035A RDCHR
04A5 ;035B RDCHR
04A6 ;035C RDCHR
04A7 ;035D RDCHR
04A8 ;035E RDCHR
04A9 ;035F RDCHR
04A0 ;035A RDCHR
04A1 ;035B RDCHR
04A2 ;035C RDCHR
04A3 ;035D RDCHR
04A4 ;035E RDCHR
04A5 ;035F RDCHR
04A6 ;035A RDCHR
04A7 ;035B RDCHR
04A8 ;035C RDCHR
04A9 ;035D RDCHR
04A0 ;035E RDCHR
04A1 ;035F RDCHR
04A2 ;035A RDCHR
04A3 ;035B RDCHR
04A4 ;035C RDCHR
04A5 ;035D RDCHR
04A6 ;035E RDCHR
04A7 ;035F RDCHR
04A8 ;035A RDCHR
04A9 ;035B RDCHR
04A0 ;035C RDCHR
04A1 ;035D RDCHR
04A2 ;035E RDCHR
04A3 ;035F RDCHR
04A4 ;035A RDCHR
04A5 ;035B RDCHR
04A6 ;035C RDCHR
04A7 ;035D RDCHR
04A8 ;035E RDCHR
04A9 ;035F RDCHR
04A0 ;035A RDCHR
04A1 ;035B RDCHR
04A2 ;035C RDCHR
04A3 ;035D RDCHR
04A4 ;035E RDCHR
04A5 ;035F RDCHR
04A6 ;035A RDCHR
04A7 ;035B RDCHR
04A8 ;035C RDCHR
04A9 ;035D RDCHR
04A0 ;035E RDCHR
04A1 ;035F RDCHR
04A2 ;035A RDCHR
04A3 ;035B RDCHR
04A4 ;035C RDCHR
04A5 ;035D RDCHR
04A6 ;035E RDCHR
04A7 ;035F RDCHR
04A8 ;035A RDCHR
04A9 ;035B RDCHR
04A0 ;035C RDCHR
04A1 ;035D RDCHR
04A2 ;035E RDCHR
04A3 ;035F RDCHR
04A4 ;035A RDCHR
04A5 ;035B RDCHR
04A6 ;035C RDCHR
04A7 ;035D RDCHR
04A8 ;035E RDCHR
04A9 ;035F RDCHR
04A0 ;035A RDCHR
04A1 ;035B RDCHR
04A2 ;035C RDCHR
04A3 ;035D RDCHR
04A4 ;035E RDCHR
04A5 ;035F RDCHR
04A6 ;035A RDCHR
04A7 ;035B RDCHR
04A8 ;035C RDCHR
04A9 ;035D RDCHR
04A0 ;035E RDCHR
04A1 ;035F RDCHR
04A2 ;035A RDCHR
04A3 ;035B RDCHR
04A4 ;035C RDCHR
04A5 ;035D RDCHR
04A6 ;035E RDCHR
04A7 ;035F RDCHR
04A8 ;035A RDCHR
04A9 ;035B RDCHR
04A0 ;035C RDCHR
04A1 ;035D RDCHR
04A2 ;035E RDCHR
04A3 ;035F RDCHR
04A4 ;035A RDCHR
04A5 ;035B RDCHR
04A6 ;035C RDCHR
04A7 ;035D RDCHR
04A8 ;035E RDCHR
04A9 ;035F RDCHR
04A0 ;035A RDCHR
04A1 ;035B RDCHR
04A2 ;035C RDCHR
04A3 ;035D RDCHR
04A4 ;035E RDCHR
04A5 ;035F RDCHR
04A6 ;035A RDCHR
04A7 ;035B RDCHR
04A8 ;035C RDCHR
04A9 ;035D RDCHR
04A0 ;035E RDCHR
04A1 ;035F RDCHR
04A2 ;035A RDCHR
04A3 ;035B RDCHR
04A4 ;035C RDCHR
04A5 ;035D RDCHR
04A6 ;035E RDCHR
04A7 ;035F RDCHR
04A8 ;035A RDCHR
04A9 ;035B RDCHR
04A0 ;035C RDCHR
04A1 ;035D RDCHR
04A2 ;035E RDCHR
04A3 ;035F RDCHR
04A4 ;035A RDCHR
04A5 ;035B RDCHR
04A6 ;035C RDCHR
04A7 ;035D RDCHR
04A8 ;035E RDCHR
04A9 ;035F RDCHR
04A0 ;035A RDCHR
04A1 ;035B RDCHR
04A2 ;035C RDCHR
04A3 ;035D RDCHR
04A4 ;035E RDCHR
04A5 ;035F RDCHR
04A6 ;035A RDCHR
04A7 ;035B RDCHR
04A8 ;035C RDCHR
04A9 ;035D RDCHR
04A0 ;035E RDCHR
04A1 ;035F RDCHR
04A2 ;035A RDCHR
04A3 ;035B RDCHR
04A4 ;035C RDCHR
04A5 ;035D RDCHR
04A6 ;035E RDCHR
04A7 ;035F RDCHR
04A8 ;035A RDCHR
04A9 ;035B RDCHR
04A0 ;035C RDCHR
04A1 ;035D RDCHR
04A2 ;035E RDCHR
04A3 ;035F RDCHR
04A4 ;035A RDCHR
04A5 ;035B RDCHR
04A6 ;035C RDCHR
04A7 ;035D RDCHR
04A8 ;035E RDCHR
04A9 ;035F RDCHR
04A0 ;035A RDCHR
04A1 ;035B RDCHR
04A2 ;035C RDCHR
04A3 ;035D RD
```

**Memory Board**

The 16-Bit Computer Main Memory board was organized with 8k by 16-bit RAM section and a 2k by 16-bit ROM section. The RAM section occupies address 0-8k while the ROMs are assigned addresses 8k through 10k. The memory word consists of two bytes. The least significant address line specified whether high or low byte but is not used in the word mode. The address value from the computer is captured in a register at the beginning of the cycle; however, the most significant address lines are routed straight from the bus to the clock decode logic to make an early decision as to whether the memory board has been selected.

In the word mode, the read and write transfers are straight forward. For the byte read mode, data is output on bus bits BD<sub>0-7</sub> while BD<sub>8-15</sub> are forced to zero. During byte write mode bus bits BD<sub>0-7</sub> are duplicated internally on lines D<sub>0-7</sub> and lines D<sub>8-15</sub>. The signals WRHIGH or WRLOW select which byte in the RAM memory is effected.

The control logic generates the bus control line sequencing required by the 16-Bit Computer. The memory read and write timing is shown in Figures E1 and E2. The bus controller function is simulated for the purposes of the prototype. Bus Request is clocked into a flip-flop and Bus Acknowledge is returned to the

computer. The Memory Request signal from the computer initiates a memory cycle. Fifty nanoseconds later the memory board responds with Address Accept. The computer then follows this with Data Request. The memory board responds with Data Sync and 50 nanoseconds later the data read out of the memory is clocked into the output registers and output on the data bus. Looking at the memory read timing diagram, it is seen that a read cycle is initiated with Memory Request but the data is not sent back to the computer until the beginning of the next microcycle.

The write cycle is extended one oscillator cycle. This is necessary with the Am9124 RAMs because the data are not sent to the memory board until Data Request goes active (see Figure E2), which is 100 nanoseconds into the write cycle. With the clocked handshaked memory protocol of the 16-Bit Computer, this is easily done by delaying Data Sync one oscillator cycle. Since normally a computer performs many more read than writes, this impacts throughput only slightly.

Additional logic was appended to allow the memory to be accessed by the System 29 microprogramming development system. The Map Page (MAPP) of System 29 was used to specify the memory. The logic interfaces the control signals required by System 29 and the 16-Bit Computer Memory board. With this logic, the System 29 user can readily read or write into the memory.




Figure E1. Memory Read Timing.







Figure E2. Memory Write Timing.

MPR-707




Block Diagram 16-Bit Computer.







16-Bit Computer PCU Memory Address Register.




16-Bit Computer Data Path.




16-Bit Computer Microprogram Memory.




THE COMPONENTS ON THIS PAGE ARE USED TO INTERFACE TO THE WRITEABLE CONTROL STORE OF THE PROTOTYPING SYSTEM (S/29) AND ARE NOT PART OF THE FINAL COMPUTER DESIGN. DELETE THESE COMPONENTS FROM THE COMPONENT COUNT.






16-Bit Computer I/O, Bus Interface, Interrupt.




16-Bit Computer Memory Board.

APPENDIX F



### **16-Bit Machine Memory Board**



Copyright © 1979 by Advanced Micro Devices, Inc.

Advanced Micro Devices cannot assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Advanced Micro Devices' product.

AM-PUB073-9

16-Bit Computer Memory Board (S/29 Interface).

Memory  
Sheet 2A

MPR-718