

APNOTE 1
APPENDIX A
TRANSCRIPT OF CIRCUIT

(809)

Figures:

Figure A1:	RUN_AMCC main menu, option 1	A05
Figure A2:	AMCCERC.LST	A08
Figure A3:	AMCCIO.LST	A15
Figure A4:	AMCCXREF.LST	A18
Figure A5:	Running AMCCANN, option 2	A19
Figure A6:	AMCCANN.LST (ignore this file)	A20
Figure A7:	Sample output.dly files	A21
Figure A8:	AMCCPKG.LST	A22
Figure A9:	FNTMIL.DSY	A24
Figure A10:	SIFT, SOM_MAKER, option 3	A25
Figure A11:	SOM, TCAL, option 4	A26
Figure A12:	SOM control file, functional	A27
Figure A13:	AMCCSIMFMT transcript, option 5 ...	A29
Figure A14:	AMCCSIMFMT output, FUNCTION.VEC ...	A30
Figure A15:	AMCCVRC transcript, option 6	A32
Figure A16:	AMCCVRC.LST, signal analysis	A34
Figure A17:	AMCCSIMFMT sampled at-speed file ..	A35
Figure A18:	SOM control file, print-on-change .	A39
Figure A19:	AMCCSIMFMT print-on-change at-speed	A40
Figure A20:	SOM control file, Parametric	A42
Figure A21:	AMCCSIMFMT sampled parametric file.	A44

Note: for AC TEST files, see Volume II, Section 4



APPLIED MICRO CIRCUITS CORPORATION ||||| VERSION [3.0]

- 1: Part One: Run DANCE, DRINK, AGIF and ERCs
- 2: Part Two: Run AMCCANN
- 3: Part Three: Run SIFT and SOMMAKER
- 4: Part Four: Run SOM and TCAL
- 5: Part Five: Run AMCCSIMFMT
- 6: Part Six: Run AMCCURC
- 0: Exit Program:

Please Enter [0 - 6] : >1

***** RUNNING DANCE -T -N -ERR -M3 *****

***** DANCE OK !!!!! *****

***** RUNNING DRINK -T -M3 *****

***** DRINK OK !!!!! *****

***** RUNNING AGIF NETLISTER *****

***** AGIF NETLIST COMPLETE !!! *****

***** RUNNING AMCCERC *****

AMCC MacroMatrix ERCs VERSION 3.40

Loading Netlist ...

Signal I/O List written to AMCCIO.LST

Signal/Component Cross-Reference written to AMCCXREF.LST

Checking Population.

I/O Statistics Check.

FIGURE A1

Continued

***** RUNNING AMCCERC *****

AMCC MacroMatrix ERCs VERSION 3.40
Loading Netlist ...
Signal I/O List written to AMCCIO.LST
Signal/Component Cross-Reference written to AMCCXREF.LST
Checking Population.
I/O Statistics Check.
Checking Valid Names.
Checking Pin Class.
Checking Fan-Out.
Checking Internal Pin Count.
Checking Pin Hookup and Unused Pins.
Checking Bipolar Macro Occurrence and Power Dissipation.
Checking Circuit Technology.
All Done.

***** AMCCERC OK !!!!! *****

FIGURE A1

Continued

Date: 19 SEP 88 14:32 File: ERC/AMCCERC.LST

```
*****  
* AMCC Schematic Data Interface *  
* Revision [1.0] *  
*****
```

```
Netlister version number = 708  
SDI version number = 2.10  
Netlist generation date = 19 SEP 1988  
Netlist generation time = 14:25  
Engineering workstation type = DAISY/DNIX  
Engineering workstation path name = /USER/CLASS/MUX16  
Product Name = MUX16  
Product Number = XXXX  
Product Grade = MIL  
EWS Library = Q5000  
EWS Library Rev = 804  
Macro Parameter family = Q5000  
The ARRAY type = Q5000T  
Chip Macro Name = Q5000TTTL10K  
Circuit Family = Q5000  
Circuit Technology = P  
ECL Level = 10K
```

```
*****  
* SIGNAL I/O LIST *  
* REVISION 1.0 *  
*****
```

```
Path Name /USER/CLASS/MUX16  
Product Name MUX16  
Circuit family Q5000  
Circuit technology P  
Date 19 SEP 1988  
Time 14:25  
Product Grade MIL
```

No errors found.

AMCCERC.LST

FIGURE A2


```

*****
*                POPULATION ERC                *
*                VERSION 2.88                  *
*****

```

```

Path Name /USER/CLASS/MUX16
Product Name MUX16
Circuit family Q5000
Circuit technology P
Date 19 SEP 1988
Time 14:25
Product Grade MIL

```

No errors found.

	Circuit	Available	
SUM_INPUT:	23.0		PADS
SUM_OUTPUT:	5.0		PADS
SUM_X_TTL_PWR:	3.0		PADS
SUM_X_TTL_GND:	3.0		PADS
SUM_X_ECL_GND:	3.0		PADS
SUM_TOTAL_I/O	37.0	160.0	CELLS
SUM_INTERNAL	9.5	352.0	CELLS
TOTAL ARRAY PADS	61.0	184.0	PADS

```

Cell utilization is:                2.7 %
Total fixed power pins:             12
Total fixed ground pins:            12
Total added power pins:              6
Total added ground pins:             3
Total input signals:                 23
Total output signals:                5
Total bidirectional signals:         0

```

FIGURE A2 CONTINUED

```
*****
*           I/O Statistics ERC           *
*           VERSION 1.30                 *
*****
```

```
Path Name /USER/CLASS/MUX16
Product Name MUX16
Circuit family Q5000
Circuit technology P
Date 19 SEP 1988
Time 14:25
Product Grade MIL
```

	number of Objects in the circuit	Object type

Inputs		
TTL	20	PAD
ECL	2	PAD
SubTotal	22	PAD

Outputs		
ECL10K	2	PAD
Thermal Diode Connections	4	PAD
SubTotal	6	PAD

```
*****
*           VALID NAME CHECK ERC         *
*           VERSION 2.70                 *
*****
```

```
Path Name /USER/CLASS/MUX16
Product Name MUX16
Circuit family Q5000
Circuit technology P
Date 19 SEP 1988
Time 14:25
Product Grade MIL
```

No errors found.

```
*****
*           PIN CLASS ERC                 *
*           VERSION 2.70                 *
*****
```

```
Path Name /USER/CLASS/MUX16
Product Name MUX16
Circuit family Q5000
Circuit technology P
Date 19 SEP 1988
Time 14:25
Product Grade MIL
```

No errors found.

FIGURE A2 CONTINUED

 * FAN-OUT CHECK ERC *
 * VERSION 2.88 *

Path Name /USER/CLASS/MUX16
 Product Name MUX16
 Circuit family Q5000
 Circuit technology P
 Date 19 SEP 1988
 Time 14:25
 Product Grade MIL

No errors found.

FAN-OUT LOADING TABLE FORMAT:						
COMPONENT	MACRO	NAME	SIGNAL	LIMIT	LOAD	% DERATING PAGE
G0000	GT99		3S28	9	2	4
G0000	GT99		3S29	9	1	4
G40000	GT60L		3S30	4	1	4
G40001	GT60L		3S34	4	1	4
E10000	IE86		3S36	1	1	4
G40002	GT60L		3S37	4	1	4
S0001	IT11H		INP0	9	1	3
S0002	IT11H		INP1	9	1	3
S0011	IT11H		INP10	9	1	3
S0012	IT11H		INP11	9	1	3
S0013	IT11H		INP12	9	1	3
S0014	IT11H		INP13	9	1	3
S0015	IT11H		INP14	9	1	3
S0016	IT11H		INP15	9	1	3
S0003	IT11H		INP2	9	1	3
S0004	IT11H		INP3	9	1	3
S0005	IT11H		INP4	9	1	3
S0006	IT11H		INP5	9	1	3
S0007	IT11H		INP6	9	1	3
S0008	IT11H		INP7	9	1	3
S0009	IT11H		INP8	9	1	3
S0010	IT11H		INP9	9	1	3
S0021	IE93		INTCLK	7	1	2
FF0000	FF13H		INTON	9	1	2
S0022	IE93		INTRST	9	1	2
MX0000	MX25H		INTY0	9	1	2
MX0001	MX25H		INTY1	9	1	2
MX0002	MX25H		INTY2	9	1	2
MX0003	MX25H		INTY3	9	1	2
MX0004	MX25H		INTY4	9	1	2
S0001	IT11H		PARA1	9	1	3
S0010	IT11H		PARA10	9	1	3
S0011	IT11H		PARA11	9	1	3
S0012	IT11H		PARA12	9	1	3
S0013	IT11H		PARA13	9	1	3
S0014	IT11H		PARA14	9	1	3
S0015	IT11H		PARA15	9	1	3
S0016	IT11H		PARA16	9	1	3
S0017	IT11H		PARA17	9	1	3
S0018	IT11H		PARA18	9	1	3
S0019	IT11H		PARA19	9	1	3
S0002	IT11H		PARA2	9	1	3
S0009	IT11H		PARA20	9	1	3
S0003	IT11H		PARA3	9	1	3
S0004	IT11H		PARA4	9	1	3
S0005	IT11H		PARA5	9	1	3
S0006	IT11H		PARA6	9	1	3
S0007	IT11H		PARA7	9	1	3
S0008	IT11H		PARA8	9	1	3
S0009	IT11H		PARA9	9	1	3
S0021	IE93		PARCLK	9	1	2
S0022	IE93		PARRST	9	1	2
S0020	IT11H		SEL0	9	4	3
S0019	IT11H		SEL1	9	4	3
S0018	IT11H		SEL2	9	1	3
S0017	IT11H		SEL3	9	1	3

FIGURE A2 CONTINUED

APNOTE 1.DNIX A11

```
*****
*           INTERNAL PIN COUNT ERC           *
*           VERSION 2.80                     *
*****
```

```
Path Name /USER/CLASS/MUX16
Product Name MUX16
Circuit family Q5000
Circuit technology P
Date 19 SEP 1988
Time 14:25
Product Grade MIL
```

	CIRCUIT	AVAILABLE
SUM_INT_PINS:	119	3572

Internal pin count is within bounds.
This array is routable.

No errors found.

```
*****
*           PIN HOOKUP & UNUSED PINS CHECK ERC           *
*           VERSION 2.80                     *
*****
```

```
Path Name /USER/CLASS/MUX16
Product Name MUX16
Circuit family Q5000
Circuit technology P
Date 19 SEP 1988
Time 14:25
Product Grade MIL
```

No errors found.

FIGURE A2 CONTINUED

 * MACRO OCCURRENCE AND POWER DISSIPATION *
 * VERSION 2.90 *

Path Name /USER/CLASS/MUX16
 Product Name MUX16
 Circuit family Q5000
 Circuit technology P
 Date 19 SEP 1988
 Time 14:25
 Product Grade MIL

WORST-CASE INTERNAL CURRENT: 19.85 mA
 MAXIMUM INTERNAL CURRENT SPECIFICATION IS: 1383.00 mA

No errors found.

MACRO NAME	# USED	SPECS		TOTALS	
		ICC mA	IEE mA	ICC mA	IEE mA
FF13H	1	2.75	0.00	2.75	0.00
GT60L	3	1.26	0.00	3.78	0.00
GT99	1	0.00	0.00	0.00	0.00
IE96	1	0.00	0.00	0.00	0.00
IE93	2	1.35	0.00	2.70	0.00
IEVCC	3	0.00	0.00	0.00	0.00
IT11H	20	1.35	0.00	27.00	0.00
ITGND	3	0.00	0.00	0.00	0.00
ITPWR	3	0.00	0.00	0.00	0.00
MX25H	5	2.07	0.00	10.35	0.00
OE60	1	5.58	0.00	5.58	0.00
OE81	1	5.58	0.00	5.58	0.00
OE87	3	0.00	0.00	0.00	0.00

	ICC mA	IEE mA
TOTAL TYP MACRO CURRENT mA	57.74	0.00
TOTAL TYPICAL POWERED DOWN CURRENT mA	4.68	0.00
TOTAL TYP OVERHEAD CURRENT mA	309.00	0.00
TOTAL TYP CURRENT mA	362.06	0.00
TOTAL MAX CURRENT mA (TYP CURRENT TIMES 1.40) =	505.88	0.00
WORST CASE POWER DISSIPATION VCC (5.5)V X (506.884)mA/1000 VEE (0)V X (0)mA/1000	2.79 WATTS 0.00 WATTS	
ECL OUTPUT POWER DISSIPATION (14.0)mA X 1.3V X (2)outputs/1000	0.84 WATTS	
TOTAL POWER DISSIPATION	2.82 WATTS	

FIGURE A2 CONTINUED

```

*****
*          CIRCUIT TECHNOLOGY ERC          *
*          VERSION 2.80                    *
*****

```

```

Path Name /USER/CLASS/MUX16
Product Name MUX16
Circuit family Q5000
Circuit technology P
Date 19 SEP 1988
Time 14:25
Product Grade MIL

```

No errors found.

```

*****
*          ERC report summary              *
*          VERSION 3.40                    *
*****

```

```

Path Name /USER/CLASS/MUX16
Product Name MUX16
Circuit family Q5000
Circuit technology P
Date 19 SEP 1988
Time 14:25
Product Grade MIL

```

ERC NAME	! ERRORS !	WARNINGS
Simultaneously Switching Output	0	0
Population	0	0
Valid Name Check	0	0
Pin Class	0	0
Fanout	0	0
Internal Pin Count	0	0
Pin hookup and Unused pins	0	0
Bipolar Macro Occurrence and ...	0	0
Circuit Technology	0	0

FIGURE A2 CONTINUED

```

*****
* SIGNAL I/O LIST
* REVISION 3.10
*****

```

```

Path Name /USER/CLASS/MUX16
Product Name MUX16
Circuit family Q5888
Circuit technology P
Date 19 SEP 1988
Time 14:25
Product Grade MIL

```

```

*****
* SIGNAL I/O LIST
*****

```

ITEM #	SIGNAL INAME	INSTANCE1 INAME	MACRO NAME	LOGIC LEVEL	I/O TYPE	SWITCH GROUP	DIFF PAIRS	FAN-IN III(UA)	FAN-IN IIIH(UA)
1	IDAT0	IS0001	IT11H	TTL	I			0.00	0.00
2	DAT1	IS0002	IT11H	TTL	I			0.00	0.00
3	DAT10	IS0011	IT11H	TTL	I			0.00	0.00
4	DAT11	IS0012	IT11H	TTL	I			0.00	0.00
5	DAT12	IS0013	IT11H	TTL	I			0.00	0.00
6	DAT13	IS0014	IT11H	TTL	I			0.00	0.00
7	DAT14	IS0015	IT11H	TTL	I			0.00	0.00
8	DAT15	IS0016	IT11H	TTL	I			0.00	0.00
9	DAT2	IS0003	IT11H	TTL	I			0.00	0.00
10	DAT3	IS0004	IT11H	TTL	I			0.00	0.00
11	DAT4	IS0005	IT11H	TTL	I			0.00	0.00
12	DAT5	IS0006	IT11H	TTL	I			0.00	0.00
13	DAT6	IS0007	IT11H	TTL	I			0.00	0.00
14	DAT7	IS0008	IT11H	TTL	I			0.00	0.00
15	DAT8	IS0009	IT11H	TTL	I			0.00	0.00
16	DAT9	IS0010	IT11H	TTL	I			0.00	0.00
17	EXTCLK	IS0021	IE93	ECL	I			0.00	0.00
18	EXTRST	IS0022	IE93	ECL	I			0.00	0.00
19	IN001	IE1000	IE86	ECL	I			0.00	0.00
20	OUT001	IE1000	IE86	ECL	O			0.00	0.00
21	OUTC	IE0001	IE87	ECL	O			0.00	0.00
22	OUTE	IE0002	IE87	ECL	O			0.00	0.00
23	IPARAM	IE0000	IE81	ECL	O			0.00	0.00
24	SELECT0	IS0020	IT11H	TTL	I			0.00	0.00
25	SELECT1	IS0019	IT11H	TTL	I			0.00	0.00

AMCCIO.LST

FIGURE A3

26	ISELCT2	S0018	IT11H	TTL	I				0.00
27	ISELCT3	S0017	IT11H	TTL	I	SWGRPA			0.00
28	IOUTPUT	D00000	OE80	ECL10K	O				0.00
29	IITGND	IGNT01	IITGND	TTL	G				
30	IITGND	IGNT02	IITGND	TTL	G	SWGRPA			
31	IITGND	IGNT03	IITGND	TTL	G	A			
32	IITPWR	IPW000	IITPWR	TTL	P	A			
33	IITPWR	IPW001	IITPWR	TTL	P	SWGRPA			
34	IITPWR	IPW002	IITPWR	TTL	P				
35	IITPWR	IPWE004	IIEVCC	ECL	P				
36	IITPWR	IPWE005	IIEVCC	ECL	P				
37	IITPWR	IPWE006	IIEVCC	ECL	P	SWGRPA			
38	ECLIOVCC1			5V	P				
39	ECLIOVCC1			5V	P				
40	ECLIOVCC1			5V	P				
41	ECLIOVCC1			5V	P				
42	ECLVCC			5V	P				
43	ECLVCC			5V	P				
44	ECLVCC			5V	P				
45	ECLVCC			5V	P				
46	ECLVEE			0V	G				
47	ECLVEE			0V	G				
48	ECLVEE			0V	G				
49	ECLVEE			0V	G				
50	ITLGN0			0V	G				
51	ITLGN0			0V	G				
52	ITLGN0			0V	G				
53	ITLGN0			0V	G				
54	ITLGN0			0V	G				
55	ITLGN0			0V	G				
56	ITLGN0			0V	G				
57	ITLGN0			0V	G				
58	ITLVCC			5V	P				
59	ITLVCC			5V	P				
60	ITLVCC			5V	P				
61	ITLVCC			5V	P				

FIGURE A3 CONTINUED

 * I/O LIST SUMMARY *****

Total fixed power pins: 12
 Total fixed ground pins: 12
 Total added power pins: 6
 Total added ground pins: 3
 Total input signals: 23
 Total output signals: 5
 Total bidirectional signals: 0

 * SWITCHING GROUPS *****

SWITCHING GROUP NAME	SIZE	TYPE (ECL/TTL)	ADDED POWER PINS REQUIRED	ADDED GROUND PINS REQUIRED
			MIN--MAX / SUPPLIED	MIN--MAX / SUPPLIED
A	0	TTL	0 - 0 / 2	0 - 0 / 0
SWGRPA	0	TTL	0 - 0 / 1	0 - 0 / 1
SWGRPB	1	ECL	0 - 0 / 1	0 - 0 / 1

TOTAL # SIMULTANEOUSLY SWITCHING TTL OUTPUTS: 0
 TOTAL # SIMULTANEOUSLY SWITCHING ECL OUTPUTS: 1

FIGURE A3 CONTINUED

Signal Cross-Reference

NETLIST SIGNAL NAME	ORIGINAL SIGNAL NAME	SIGNAL PATHNAME	PAGE NUMBER
3S28	:XSIG1	:EMUX16	:4
3S29	:XSIG2	:EMUX16	:4
3S30	:XSIG27	:EMUX16	:4
3S34	:XSIG42	:EMUX16	:4
3S36	:XSIG5	:EMUX16	:4
3S37	:XSIG54	:EMUX16	:4

Preplacement Component Cross-Reference

COMPONENT PATHNAME	PAGE NUMBER	ORIGINAL COMPONENT NAME	NETLIST COMPONENT NAME
-----------------------	----------------	-------------------------------	------------------------------

Component Cross-Reference

NETLIST COMPONENT NAME	ORIGINAL COMPONENT PATHNAME	PAGE NUMBER
------------------------------	-----------------------------------	----------------

AMCCXREF.LST

FIGURE A4

Date: 16 SEP 88 16:11 File: ERC/AMCCANN.LST

```
*****  
*           AMCC Schematic Data Interface           *  
*           Revision [1,0]                          *  
*****
```

```
Netlister version number =          708  
SDI version number =                2.10  
Netlist generation date =           19 SEP 1988  
Netlist generation time =           14:25  
Engineering workstation type =      DAISY/DNIX  
Engineering workstation path name = /USER/CLASS/MUX16  
Product Name =                      MUX16  
Product Number =                   XXXX  
Product Grade =                    MIL  
EWS Library =                      Q5000  
EWS Library Rev =                  804  
Macro Parameter family =           Q5000  
The ARRAY type =                   Q5000T  
Chip Macro Name =                  Q5000TTTL10K  
Circuit Family =                   Q5000  
Circuit Technology =                P  
ECL Level =                         10K
```

```
*****  
*           AMCC Delay Annotation                   *  
*           VERSION 3.30                           *  
*****
```

```
Path Name /USER/CLASS/MUX16  
Product Name PRODUCT_NAME  
Circuit family Q5000  
Circuit technology P  
Date 16 SEP 1988  
Time 12:43  
Product Grade PRODUCT_GRADE
```

```
MIN front annotation file created for DAISY/DNIX  
NOM front annotation file created for DAISY/DNIX  
MIL front annotation file created for DAISY/DNIX
```

No errors found.

Discard This File

FIGURE A6

Date: 14 SEP 88 14:09

File: ERC/OUTPUT.DLY

pkgkey	15.00	sysctl_cap	0.00	10.00	pkgmin_cap	0.00	4.00	pkgtyp_cap	4.00	pkgmax_cap	5.30	6.20
EXTCLK	0.00	0.00	0.00	100.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
OUT001	10.00	4.00	5.30	6.20	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
OUTC	10.00	4.00	5.30	6.20	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
OUTE	10.00	4.00	5.30	6.20	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
PARAM	10.00	4.00	5.30	6.20	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
YOUTPT	10.00	12.00	12.00	55.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00

Date: 16 SEP 88 16:14

File: ERC/OUTPUT.DLY

* Used in execution

pkgkey	15.00	sysctl_cap	0.00	5.00	pkgmin_cap	0.00	3.80	pkgtyp_cap	3.80	pkgmax_cap	4.90	4.90
EXTCLK	0.00	0.00	0.00	100.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
OUT001	5.00	3.80	4.40	4.90	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
OUTC	5.00	3.80	4.40	4.90	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
OUTE	5.00	3.80	4.40	4.90	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
PARAM	5.00	3.80	4.40	4.90	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
YOUTPT	5.00	12.00	12.00	55.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00

Date: 27 AUG 86 13:20

File: ERC/OUTPUT.DLY

pkgkey	15.00	sysctl_cap	0.00	5.00	pkgmin_cap	0.00	2.40	pkgtyp_cap	2.40	pkgmax_cap	3.60	3.60
EXTCLK	0.00	0.00	0.00	100.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
EXTST	0.00	0.00	0.00	30.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
OUT001	5.00	2.40	3.00	3.60	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
OUTC	5.00	2.40	3.00	3.60	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
OUTE	5.00	2.40	3.00	3.60	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
PARAM	50.00	2.40	3.00	3.60	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
YOUTPT	10.00	2.40	3.00	3.60	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00

26	!SELECT2	!S0018	!T11H	55.0	5.0	12.000	12.000	12.000
27	!SELECT3	!S0017	!T11H					
28	!OUTPUT	!D0000	!OE00					
29	!TGND	!GNT03	!TGND					
30	!TGND	!GNT02	!TGND					
31	!TGND	!GNT01	!TGND					
32	!TPWR	!PW002	!TPWR					
33	!TPWR	!PW001	!TPWR					
34	!TPWR	!PW000	!TPWR					
35	!OECLVCC	!PWE006	!EVCC					
36	!OECLVCC	!PWE005	!EVCC					
37	!OECLVCC	!PWE004	!EVCC					
38	!ECLIOVCC							139
39	!ECLIOVCC							2
40	!ECLIOVCC							47
41	!ECLIOVCC							94
42	!ECLVCC							152
43	!ECLVCC							173
44	!ECLVCC							60
45	!ECLVCC							81
46	!ECLVCC							153
47	!ECLVEE							172
48	!ECLVEE							61
49	!ECLVEE							80
50	!TTLGND							1
51	!TTLGND							140
52	!TTLGND							141
53	!TTLGND							184
54	!TTLGND							48
55	!TTLGND							49
56	!TTLGND							92
57	!TTLGND							93
58	!TTLVCC							142
59	!TTLVCC							183
60	!TTLVCC							50
61	!TTLVCC							91

FIGURE A8 CONTINUED

/* Daisy design pathname: /USER/CLASS/MUX16 */

\$CONTROL

MODE ADD

SECTION DELAY:N:6

\$DELAY

/*

		R I S E			F A L L			
		Typ	Min	Max	Typ	Min	Max	*/
@MUX16/4:XSIG1	=	0	0	0	0	0	0	;
@MUX16/4:XSIG2	=	0	0	0	0	0	0	;
@MUX16/4:XSIG27	=	26	23	28	51	46	56	;
@MUX16/4:XSIG42	=	26	23	28	51	46	56	;
@MUX16/4:XSIG5	=	0	0	0	0	0	0	;
@MUX16/4:XSIG54	=	26	23	28	51	46	56	;
@MUX16/2:INP0	=	13	12	14	26	23	28	;
@MUX16/2:INP1	=	13	12	14	26	23	28	;
@MUX16/2:INP10	=	13	12	14	26	23	28	;
@MUX16/2:INP11	=	13	12	14	26	23	28	;
@MUX16/2:INP12	=	13	12	14	26	23	28	;
@MUX16/2:INP13	=	13	12	14	26	23	28	;
@MUX16/2:INP14	=	13	12	14	26	23	28	;
@MUX16/2:INP15	=	13	12	14	26	23	28	;
@MUX16/2:INP2	=	13	12	14	26	23	28	;
@MUX16/2:INP3	=	13	12	14	26	23	28	;
@MUX16/2:INP4	=	13	12	14	26	23	28	;
@MUX16/2:INP5	=	13	12	14	26	23	28	;
@MUX16/2:INP6	=	13	12	14	26	23	28	;
@MUX16/2:INP7	=	13	12	14	26	23	28	;
@MUX16/2:INP8	=	13	12	14	26	23	28	;
@MUX16/2:INP9	=	13	12	14	26	23	28	;
@MUX16/2:INTCLK	=	26	23	28	26	23	28	;
@MUX16/2:INTQ0	=	13	12	14	26	23	28	;
@MUX16/2:INTQ0N	=	26	23	28	26	23	28	;
@MUX16/2:INTRST	=	13	12	14	26	23	28	;
@MUX16/2:INTY0	=	13	12	14	26	23	28	;
@MUX16/2:INTY1	=	13	12	14	26	23	28	;
@MUX16/2:INTY2	=	13	12	14	26	23	28	;
@MUX16/2:INTY3	=	13	12	14	26	23	28	;
@MUX16/2:INTY4	=	13	12	14	26	23	28	;
@MUX16/3:PARA1	=	13	12	14	26	23	28	;
@MUX16/3:PARA10	=	13	12	14	26	23	28	;
@MUX16/3:PARA11	=	13	12	14	26	23	28	;
@MUX16/3:PARA12	=	13	12	14	26	23	28	;
@MUX16/3:PARA13	=	13	12	14	26	23	28	;
@MUX16/3:PARA14	=	13	12	14	26	23	28	;
@MUX16/3:PARA15	=	13	12	14	26	23	28	;
@MUX16/3:PARA16	=	13	12	14	26	23	28	;
@MUX16/3:PARA17	=	13	12	14	26	23	28	;
@MUX16/3:PARA18	=	13	12	14	26	23	28	;
@MUX16/3:PARA19	=	13	12	14	26	23	28	;
@MUX16/3:PARA2	=	13	12	14	26	23	28	;
@MUX16/3:PARA20	=	13	12	14	26	23	28	;
@MUX16/3:PARA3	=	13	12	14	26	23	28	;
@MUX16/3:PARA4	=	13	12	14	26	23	28	;
@MUX16/3:PARA5	=	13	12	14	26	23	28	;
@MUX16/3:PARA6	=	13	12	14	26	23	28	;
@MUX16/3:PARA7	=	13	12	14	26	23	28	;
@MUX16/3:PARA8	=	13	12	14	26	23	28	;
@MUX16/3:PARA9	=	13	12	14	26	23	28	;
@MUX16/2:PARCLK	=	26	23	28	26	23	28	;
@MUX16/2:PARRST	=	26	23	28	26	23	28	;
@MUX16/2:SEL0	=	36	33	40	72	65	80	;
@MUX16/2:SEL1	=	36	33	40	72	65	80	;
@MUX16/2:SEL2	=	13	12	14	26	23	28	;
@MUX16/2:SEL3	=	13	12	14	26	23	28	;

OUTPUT LOAD DELAYS


@MUX16/4:OUT001	=	56	47	65	46	39	53	;
@MUX16/4:OUTC	=	56	47	65	46	39	53	;
@MUX16/4:OUTE	=	56	47	65	46	39	53	;
@MUX16/4:PARAM	=	56	47	65	46	39	53	;
@MUX16/2:YOUTPT	=	101	91	111	83	75	91	;

\$END

Front-Annotation

FIGURE A9

APNOTE 1.DNIX A24



APPLIED MICRO CIRCUITS CORPORATION ||||| VERSION C3.01

- 1: Part One: Run DANCE, DRINK, AGIF and ERCs
- 2: Part Two: Run AMCCANN
- 3: Part Three: Run SIFT and SOM_MAKER
- 4: Part Four: Run SOM and TCAL
- 5: Part Five: Run AMCCSIMFMT
- 6: Part Six: Run AMCCURC
- 0: Exit Program:

Please Enter [0 - 6] : >3

Please Enter Product Grade (MIN, NOM, COM or MIL) : >MIL

***** RUNNING SIFT *****
 FAMILY = /NET/GMLA/EAGLE/AMCC_INH/05000_LIBS GRADE = MIL

***** SIFT OK !!!!! *****

***** RUNNING SING TO SOM *****

SOM_MAKER Rev[1.21]

Number of nets written to SOM_MCF.SING = 23
 Number of nets written to FORMAT (DLS) = 28

```

****
*
* To run the SCRIPT file generated by this DML
* program type FMT_CSD.SING <or>
*
* The SOM Master Control File is named SOM_MCF.SING
*
****

```

***** SING TO DAISY OK !!!!! *****

***** RUNNING FMT_CSD.SING *****

SIFT and SOM_MAKER
FIGURE A10
 APNOTE 1.DNIX A25

Date: 19 SEP 88 15:46 File: FUNCTION.SING

```

/****
*
* DESIGN PATH /USER/CLASS/MUX16 DATE 24 MAY 1988 13:30
*
* COMPANY   ___AMCC_____ CIRCUIT_NAME  ___16:1 MUX_
*
* ARRAY    ___050000 SERIES PO#  ___-_____ REV   _____
*
* DESIGNER  ___DEW_____
*
* What tests does this control file support:  _____
*
* ___FUNCTIONAL TESTS - ALL_____
*
* ___100 % FAULT GRADE COVERAGE VIA MINIMAL TEST SEQUENCE
*
****/

/**** Configuration section ****/

$CONFIGURATION

GATE_ACTIVITY_LEVEL := 100;
IMMEDIATE_ACTIVITY_LEVEL := 100;
TIMING_CHECK := 1;

/**** Signal generator section ****/

$$SIGNAL_GENERATORS

@MUX16/3:DAT0 := 00:F1, 040000:F0, 060000:F1;
@MUX16/3:DAT1 := 00:F0, 046000:F1, 048000:F0, 01000000:F1, 01020000:F0;
@MUX16/3:DAT2 := 00:F0, 094000:F1, 096000:F0, 01000000:F1, 01020000:F0;
@MUX16/3:DAT3 := 00:F1, 052000:F0, 054000:F1;
@MUX16/3:DAT4 := 00:F0, 010000:F1, 012000:F0, 01000000:F1, 01020000:F0;
@MUX16/3:DAT5 := 00:F1, 040000:F0, 042000:F1;
@MUX16/3:DAT6 := 00:F1, 080000:F0, 090000:F1;
@MUX16/3:DAT7 := 00:F0, 058000:F1, 060000:F0, 01000000:F1, 01020000:F0;
@MUX16/3:DAT8 := 00:F0, 022000:F1, 024000:F0, 01000000:F1, 01020000:F0;
@MUX16/3:DAT9 := 00:F1, 028000:F0, 030000:F1;
@MUX16/3:DAT10 := 00:F1, 076000:F0, 078000:F1;
@MUX16/3:DAT11 := 00:F0, 070000:F1, 072000:F0, 01000000:F1, 01020000:F0;
@MUX16/3:DAT12 := 00:F1, 016000:F0, 018000:F1;
@MUX16/3:DAT13 := 00:F0, 034000:F1, 036000:F0, 01000000:F1, 01020000:F0;
@MUX16/3:DAT14 := 00:F0, 082000:F1, 084000:F0, 01000000:F1, 01020000:F0;
@MUX16/3:DAT15 := 00:F1, 064000:F0, 066000:F1;

@MUX16/2:EXTCLK := 00:F0, [10000:F0, 10000:F1]**;

@MUX16/2:EXTRST := 00:F1, 020000:F0, 01000000:F1, 01020000:F0;

@MUX16/3:SELCT0 := 00:F0, 026000:F1, 074000:F0, 01000000:F1, 01020000:F0;
@MUX16/3:SELCT1 := 00:F0, 050000:F1, 098000:F0, 01000000:F1, 01020000:F0;
@MUX16/3:SELCT2 := 00:F0, 080000:F1, 020000:F0,
032000:F1, 044000:F0,
056000:F1, 068000:F0,
080000:F1, 092000:F0, 01000000:F1, 01020000:F0;

@MUX16/3:SELCT3 := 00:F0, 014000:F1, 038000:F0,
062000:F1, 086000:F0, 01000000:F1, 01020000:F0;

```

FUNCTION.SING: SOM_MCF.SING edited for functional simulation

FIGURE A12

```

/* SET THERMAL DIODE INPUT STEADY */
@MUX16/4:IN001 := 00:F1;

/* ===== */

$OUTPUTS

FILE /USER/CLASS/MUX16/FUNCTION.VLAF <-

/* ----- */
/* LIST ALL PRIMARY INPUTS; EXCLUDE THERMAL DIODES, */
/* MONITOR POINTS AND VBxx MACRO SIGNALS */
/* ----- */

@MUX16/2:EXTCLK, EXTRST,
@MUX16/3:SELCT3, SELCT2, SELCT1, SELCT0,
@MUX16/3:DAT0, DAT1, DAT2, DAT3, DAT4, DAT5, DAT6, DAT7,
@MUX16/3:DAT8, DAT9, DAT10, DAT11, DAT12, DAT13, DAT14, DAT15,

/* ----- */
/* LIST ALL PRIMARY OUTPUTS; EXCLUDE THERMAL DIODES, */
/* MONITOR POINTS AND VBxx MACRO SIGNALS */
/* ----- */

@MUX16/2:YOUTPT,
@MUX16/4:PARAM;

/* ----- */
/* LIST INTERNAL 3-STATE ENABLES, BIDIRECTIONAL */
/* ENABLES HERE */
/* IF ANY */
/* ----- */

SEND

```

FIGURE A12 CONTINUED

- 1: Part One: Run DANCE, DRINK, AGIF and ERCs
- 2: Part Two: Run AMCCANN
- 3: Part Three: Run SIFT and SOMMAKER
- 4: Part Four: Run SOM and TCAL
- 5: Part Five: Run AMCCSIMFMT
- 6: Part Six: Run AMCCURC
- 0: Exit Program:

Please Enter [0 - 6] : >5

ULAIF Conversion Rev[1.0]

Enter ULAIF (input) file name: FUNCTION.ULAIF

Enter SIM (output) file name: FUNCTION.VEC

Choose from menu -

- 1 : ULAIF to SIM FORMAT (NO parenthesis).
- 2 : ULAIF to SIM FORMAT (with parenthesis).

Enter choice [1 or 2]: 1

Do you want DATA separated in columns [Y / N] ? Y

Enter Number of DATA per column: 22

```

<<< Processing ULAIF Nets >>>
<<< Processing ULAIF Vectors >>>
>>> Time ZERO (0) not output from ULAIF file.
>>> (103) Lines of Vectors output.

>>> AMCCSIMFMT conversion completed with NO error(s).

```

AMCCSIMFMT

FIGURE A13

1***CIRCUIT IDENTIFICATION *

EESSSDDDDDDDDDDDDDDDD YP
 XXEEEEAAAAAAAAAAAAAA OA
 TLLLLTTTTTTTTTTTTTTTT UR
 CRCCC012345678911111 TA
 LSTTTT 012345 PM
 KT3210 T

TIME

9999 0100001001011001101001 01
 19999 1100001001011001101001 01
 29999 0000001001011001101001 01
 39999 1000001001011001101001 11
 49999 000000001011001101001 11
 59999 100000001011001101001 01
 69999 0000001001011001101001 01
 79999 1000001001011001101001 11
 89999 0001001001011001101001 11
 99999 1001001001011001101001 01
 109999 0001001001111001101001 01
 119999 1001001001111001101001 11
 129999 0001001001011001101001 11
 139999 1001001001011001101001 01
 149999 0011001001011001101001 01
 159999 1011001001011001101001 11
 169999 0011001001011001100001 11
 179999 1011001001011001100001 01
 189999 0011001001011001101001 01
 199999 1011001001011001101001 11
 209999 0010001001011001101001 11
 219999 1010001001011001101001 01
 229999 0010001001011011101001 01
 239999 1010001001011011101001 11
 249999 0010001001011001101001 11
 259999 1010001001011001101001 01
 269999 0010011001011001101001 01
 279999 1010011001011001101001 11
 289999 0010011001011000101001 11
 299999 1010011001011000101001 01
 309999 0010011001011001101001 01
 319999 1010011001011001101001 11
 329999 0011011001011001101001 11
 339999 1011011001011001101001 01
 349999 0011011001011001101101 01
 359999 1011011001011001101101 11
 369999 0011011001011001101001 11
 379999 1011011001011001101001 01
 389999 0001011001011001101001 01
 399999 1001011001011001101001 11
 409999 0001011001001001101001 11
 419999 1001011001001001101001 01
 429999 0001011001011001101001 01
 439999 1001011001011001101001 11
 449999 0000011001011001101001 11
 459999 1000011001011001101001 01
 469999 0000011101011001101001 01
 479999 1000011101011001101001 11
 489999 0000011001011001101001 11
 499999 1000011001011001101001 01
 509999 0000111001011001101001 01
 519999 1000111001011001101001 11

FUNCTION.VEC

FIGURE A14

529999	0000111000011001101001 11
539999	1000111000011001101001 01
549999	0000111001011001101001 01
559999	1000111001011001101001 11
569999	0001111001011001101001 11
579999	1001111001011001101001 01
589999	0001111001011101101001 01
599999	1001111001011101101001 11
609999	0001111001011001101001 11
619999	1001111001011001101001 01
629999	0011111001011001101001 01
639999	1011111001011001101001 11
649999	0011111001011001101000 11
659999	1011111001011001101000 01
669999	0011111001011001101001 01
679999	1011111001011001101001 11
689999	0010111001011001101001 11
699999	1010111001011001101001 01
709999	0010111001011001111001 01
719999	1010111001011001111001 11
729999	0010111001011001101001 11
739999	1010111001011001101001 01
749999	0010101001011001101001 01
759999	1010101001011001101001 11
769999	0010101001011001001001 11
779999	1010101001011001001001 01
789999	0010101001011001101001 01
799999	1010101001011001101001 11
809999	0011101001011001101001 11
819999	1011101001011001101001 01
829999	0011101001011001101011 01
839999	1011101001011001101011 11
849999	0011101001011001101001 11
859999	1011101001011001101001 01
869999	0001101001011001101001 01
879999	1001101001011001101001 11
889999	0001101001010001101001 11
899999	1001101001010001101001 01
909999	0001101001011001101001 01
919999	1001101001011001101001 11
929999	0000101001011001101001 11
939999	1000101001011001101001 01
949999	0000101011011001101001 01
959999	1000101011011001101001 11
969999	0000101001011001101001 11
979999	1000101001011001101001 01
989999	0000001001011001101001 01
999999	1000001001011001101001 11
1009999	0111111111111111111111 01
1019999	1111111111111111111111 00
1029999	0000001001011001101001 01

FIGURE A14 CONTINUED


```
NAME: PASCAL /05. 11/20/87 11:00:53 CURRENT CONTEXT: /USER2/CLASS/MUX16
Enter choice (0..11) >10
Enter the signal analysis file (input)>SIGNAL.DAT

>>> Creating working files

----- Race CHECK -----
>>> phase 1 - phase 2 - phase 3 - phase 4 - phase 5 - phase 6
----- SSO CHECK -----
>>> phase 1 - phase 2 - phase 3 - phase 4
----- Unknown signal CHECK -----
>>> phase 1 - phase 2 - phase 3 - phase 4
----- Signal Toggle Check -----
>>> phase 1 - phase 2 - phase 3 - phase 4
----- Required Signal Check -----
>>> phase 1 - phase 2 - phase 3 - phase 4
----- DIFFIP CHECK -----
>>> phase 1 - phase 2 - phase 3 - phase 4
----- Vector Length Check -----
>>> phase 1

What type of check do you want to do?
0) Quit
1) Race conditions
2) Simultaneously Switching Outputs
3) Unknown signals
4) Signal Toggle check
5) Required Signal check
6) Differential Input check
7) Vector Length check
9) All but Race (Tests 2 to 7)
10) All the above (Tests 1 to 7)
11) Change error limit
Enter choice (0..11) >0
```

FIGURE A15 CONTINUED

SIGNAL ANALYSIS FILE

Date: 19 SEP 88 14:31 File: SIGNAL.DAT
EXTCLK + EXCEPT!

Date: 19 SEP 88 10:13 File: AMCCVRC.LST

* Race Condition Checker *
* VERSION 2.90 *

Path Name /USER/CLASS/MUX16
Product Name MUX16
Circuit family Q5000
Circuit technology P
Date 19 SEP 1988
Time 14:25
Product Grade MIL

No errors found.

* Simultaneously Switching Output Checker *
* VERSION 2.90 *

Path Name /USER/CLASS/MUX16
Product Name MUX16
Circuit family Q5000
Circuit technology P
Date 19 SEP 1988
Time 14:25
Product Grade MIL

No errors found.

* Unknown Signal State Checker *
* VERSION 2.90 *

Path Name /USER/CLASS/MUX16
Product Name MUX16
Circuit family Q5000
Circuit technology P
Date 19 SEP 1988
Time 14:25
Product Grade MIL

No errors found.

AMCCVRC.LST

FIGURE A16

APNOTE 1.DNIX A34

```
*****
*           Differential Input Checker           *
*           VERSION 2.9Ø                        *
*****
```

```
Path Name /USER/CLASS/MUX16
Product Name MUX16
Circuit family Q5ØØØ
Circuit technology P
Date 19 SEP 1988
Time 14:25
Product Grade MIL
```

The following signals are differential:

No errors found.

```
*****
*           REQUIRED SIGNAL CHECK                *
*           VERSION 2.9Ø                        *
*****
```

```
Path Name /USER/CLASS/MUX16
Product Name MUX16
Circuit family Q5ØØØ
Circuit technology P
Date 19 SEP 1988
Time 14:25
Product Grade MIL
```

No errors found.

```
*****
*           Signal Toggle Check                 *
*           VERSION 2.9Ø                        *
*****
```

```
Path Name /USER/CLASS/MUX16
Product Name MUX16
Circuit family Q5ØØØ
Circuit technology P
Date 19 SEP 1988
Time 14:25
Product Grade MIL
```

No errors found.

FIGURE A16 CONTINUED

```
*****
*           Vector Length Check           *
*           VERSION 3.00                  *
*****
```

```
Path Name /USER/CLASS/MUX16
Product Name MUX16
Circuit family Q5000
Circuit technology P
Date 19 SEP 1988
Time 14:25
Product Grade MIL
```

No errors found.

```
*****
*           VRC report summary           *
*           VERSION 3.00                  *
*****
```

```
Path Name /USER/CLASS/MUX16
Product Name MUX16
Circuit family Q5000
Circuit technology P
Date 19 SEP 1988
Time 14:25
Product Grade MIL
```

Test number	1	Had	0	Errors
Test number	2	Had	0	Errors
Test number	3	Had	0	Errors
Test number	4	Had	0	Errors
Test number	5	Had	0	Errors
Test number	6	Had	0	Errors
Test number	7	Had	0	Errors

FIGURE A16 CONTINUED

Date: 30 AUG 86 12:49 File: SIMFMAS.01

1***CIRCUIT IDENTIFICATION =

```
EESSSDDDDDDDDDDDDDDDD YP
XEEEEAAAAAAAAAAAAAAAAAA OA
TLLLLTTTTTTTTTTTTTTTT UR
CRCCCC012345678911111 TA
LSTTTT 012345 PM
KT3210 T
```

TIME

```
499 0100001001011001101001 01
999 1100001001011001101001 01
1499 0000001001011001101001 01
1999 1000001001011001101001 01
2499 000000001011001101001 11
2999 100000001011001101001 01
3499 0000001001011001101001 01
3999 1000001001011001101001 01
4499 0001001001011001101001 11
4999 1001001001011001101001 01
5499 0001001001111001101001 01
5999 1001001001111001101001 01
6499 0001001001011001101001 11
6999 1001001001011001101001 01
7499 0011001001011001101001 01
7999 1011001001011001101001 01
8499 0011001001011001100001 11
8999 1011001001011001100001 01
9499 0011001001011001101001 01
9999 1011001001011001101001 01
10499 0010001001011001101001 11
10999 1010001001011001101001 01
11499 0010001001011011101001 01
11999 1010001001011011101001 01
12499 0010001001011001101001 11
12999 1010001001011001101001 01
13499 0010011001011001101001 01
13999 1010011001011001101001 01
14499 0010011001011000101001 11
14999 1010011001011000101001 01
15499 0010011001011001101001 01
15999 1010011001011001101001 01
16499 00110011001011001101001 11
16999 10110011001011001101001 01
17499 00110011001011001101101 01
17999 10110011001011001101101 01
18499 00110011001011001101001 11
18999 10110011001011001101001 01
19499 00010011001011001101001 01
19999 10010011001011001101001 01
20499 00010011001001001101001 11
20999 10010011001001001101001 01
21499 00010011001011001101001 01
21999 10010011001011001101001 01
22499 00000011001011001101001 11
22999 10000011001011001101001 01
23499 00000011101011001101001 01
23999 10000011101011001101001 01
24499 00000011001011001101001 11
24999 10000011001011001101001 01
25499 00000111001011001101001 01
25999 10000111001011001101001 01
```

SAMPLED AT-SPEED

FIGURE A17

26499	0000111000011001101001	11
26999	1000111000011001101001	01
27499	0000111001011001101001	01
27999	1000111001011001101001	01
28499	0001111001011001101001	11
28999	1001111001011001101001	01
29499	0001111001011101101001	01
29999	1001111001011101101001	01
30499	0001111001011001101001	11
30999	1001111001011001101001	01
31499	0011111001011001101001	01
31999	1011111001011001101001	01
32499	0011111001011001101000	11
32999	1011111001011001101000	01
33499	0011111001011001101001	01
33999	1011111001011001101001	01
34499	0010111001011001101001	11
34999	1010111001011001101001	01
35499	0010111001011001111001	01
35999	1010111001011001111001	01
36499	0010111001011001101001	11
36999	1010111001011001101001	01
37499	0010101001011001101001	01
37999	1010101001011001101001	01
38499	0010101001011001001001	11
38999	1010101001011001001001	01
39499	0010101001011001101001	01
39999	1010101001011001101001	01
40499	0011101001011001101001	11
40999	1011101001011001101001	01
41499	0011101001011001101011	01
41999	1011101001011001101011	01
42499	0011101001011001101001	11
42999	1011101001011001101001	01
43499	0001101001011001101001	01
43999	1001101001011001101001	01
44499	0001101001010001101001	11
44999	1001101001010001101001	01
45499	0001101001011001101001	01
45999	1001101001011001101001	01
46499	0000101001011001101001	11
46999	1000101001011001101001	01
47499	0000101011011001101001	01
47999	1000101011011001101001	01
48499	0000101001011001101001	11
48999	1000101001011001101001	01
49499	0000001001011001101001	01
49999	1000001001011001101001	01

FIGURE A17 CONTINUED

Date: 19 SEP 88 15:48 File: ATSPPEED_POC.SING

```
/*  
* DESIGN PATH /USER/CLASS/MUX16 DATE 12 FEB 1986 13:30  
* COMPANY ___AMCC___ CIRCUIT_NAME ___16:1 MUX_  
* ARRAY ___Q5000 SERIES PO# ___-___ REV ___  
* DESIGNER ___DEW___  
* What tests does this control file support: _____  
* ___ATSPPEED TESTS - ALL PATHS _____  
* 70/30 CLOCK  
****/  
/*** Configuration section ****/  
$CONFIGURATION  
GATE_ACTIVITY_LEVEL := 100;  
IMMEDIATE_ACTIVITY_LEVEL := 100;  
TIMING_CHECK := 1;  
/*** Signal generator section ****/  
$SIGNAL_GENERATORS
```

```
@MUX16/3:DAT0 := 00:F1, 02000:F0, 03000:F1;  
@MUX16/3:DAT1 := 00:F0, 023000:F1, 024000:F0;  
@MUX16/3:DAT2 := 00:F0, 047000:F1, 048000:F0;  
@MUX16/3:DAT3 := 00:F1, 026000:F0, 027000:F1;  
@MUX16/3:DAT4 := 00:F0, 05000:F1, 06000:F0;  
@MUX16/3:DAT5 := 00:F1, 020000:F0, 021000:F1;  
@MUX16/3:DAT6 := 00:F1, 044000:F0, 045000:F1;  
@MUX16/3:DAT7 := 00:F0, 029000:F1, 030000:F0;  
@MUX16/3:DAT8 := 00:F0, 011000:F1, 012000:F0;  
@MUX16/3:DAT9 := 00:F1, 014000:F0, 015000:F1;  
@MUX16/3:DAT10 := 00:F1, 030000:F0, 039000:F1;  
@MUX16/3:DAT11 := 00:F0, 035000:F1, 036000:F0;  
@MUX16/3:DAT12 := 00:F1, 00000:F0, 09000:F1;  
@MUX16/3:DAT13 := 00:F0, 017000:F1, 018000:F0;  
@MUX16/3:DAT14 := 00:F0, 041000:F1, 042000:F0;  
@MUX16/3:DAT15 := 00:F1, 032000:F0, 033000:F1;  
  
@MUX16/2:EXTCLK := 00:F0, [700:F0, 300:F1]**;  
@MUX16/2:EXTRST := 00:F1, 01000:F0;  
@MUX16/3:SELCT0 := 00:F0, 013000:F1, 037000:F0;  
@MUX16/3:SELCT1 := 00:F0, 025000:F1, 040000:F0;  
@MUX16/3:SELCT2 := 00:F0, 04000:F1, 010000:F0,  
016000:F1, 022000:F0,  
020000:F1, 034300:F0,  
040000:F1, 046000:F0;  
@MUX16/3:SELCT3 := 00:F0, 07000:F1, 019000:F0,  
031000:F1, 043000:F0;  
@MUX16/4:IN001 := 00:F1;
```

```
/* ----- */
```

```
$OUTPUTS  
PRINT_ON_CHANGE
```

```
FILE /USER/CLASS/MUX16/ATSPPEED.VLAF <-  
@MUX16/2:EXTCLK, EXTRST,
```

```
@MUX16/3:SELCT3, SELCT2, SELCT1, SELCT0,
```

```
@MUX16/3:DAT0, DAT1, DAT2, DAT3, DAT4, DAT5, DAT6, DAT7,  
@MUX16/3:DAT8, DAT9, DAT10, DAT11, DAT12, DAT13, DAT14, DAT15,
```

```
@MUX16/2:YOUTPT,  
@MUX16/4:PARAM;
```

```
$END
```

FIGURE A18

SOM_MCF.SING edited for AT-SPEED PRINT-ON-CHANGE

APNOTE 1.DNIX A39

Date: 30 AUG 86 13:06 File: POCFMTAS.01

1***CIRCUIT IDENTIFICATION *

EESSSDDDDDDDDDDDDDDDD YP
XEEEEAAAAAAAAAAAAAAAAA OA
TLLLLTTTTTTTTTTTTTTTT UR
CRCCC012345678911111 TA
LSTTT 012345 PM
KT3210 T

TIME

700	1100001001011001101001 01
1000	0000001001011001101001 01
1700	1000001001011001101001 01
2000	0000000001011001101001 01
2063	0000000001011001101001 11
2700	1000000001011001101001 11
3000	0000001001011001101001 11
3018	0000001001011001101001 01
3700	1000001001011001101001 01
4000	0001001001011001101001 01
4063	0001001001011001101001 11
4700	1001001001011001101001 11
5000	0001001001111001101001 11
5018	0001001001111001101001 01
5700	1001001001111001101001 01
6000	0001001001011001101001 01
6063	0001001001011001101001 11
6700	1001001001011001101001 11
7000	0011001001011001101001 11
7018	0011001001011001101001 01
7700	1011001001011001101001 01
8000	0011001001011001100001 01
8063	0011001001011001100001 11
8700	1011001001011001100001 11
9000	0011001001011001101001 11
9018	0011001001011001101001 01
9700	1011001001011001101001 01
10000	0010001001011001101001 01
10063	0010001001011001101001 11
10700	1010001001011001101001 11
11000	0010001001011001101001 11
11018	0010001001011001101001 01
11700	1010001001011001101001 01
12000	0010001001011001101001 01
12063	0010001001011001101001 11
12700	1010001001011001101001 11
13000	0010011001011001101001 11
13018	0010011001011001101001 01
13700	1010011001011001101001 01
14000	0010011001011000101001 01
14063	0010011001011000101001 11
14700	1010011001011000101001 11
15000	0010011001011001101001 11
15018	0010011001011001101001 01
15700	1010011001011001101001 01
16000	0011011001011001101001 01
16063	0011011001011001101001 11
16700	1011011001011001101001 11
17000	0011011001011001101001 11
17018	0011011001011001101001 01
17700	1011011001011001101001 01
18000	0011011001011001101001 01

PRINT-ON-CHANGE

AT-SPEED

FIGURE A19

18063	0011011001011001101001	11			
18700	1011011001011001101001	11			
19000	0001011001011001101001	11			
19018	0001011001011001101001	01			
19700	1001011001011001101001	01			
20000	0001011001001001101001	01			
20063	0001011001001001101001	11			
20700	1001011001001001101001	11	40063	0011101001011001101001	11
21000	0001011001011001101001	11	40700	1011101001011001101001	11
21018	0001011001011001101001	01	41000	0011101001011001101001	11
21700	1001011001011001101001	01	41018	0011101001011001101001	01
22000	0000011001011001101001	01	41700	1011101001011001101001	01
22063	0000011001011001101001	11	42000	0011101001011001101001	01
22700	1000011001011001101001	11	42063	0011101001011001101001	11
23000	000001101011001101001	11	42700	1011101001011001101001	11
23018	000001101011001101001	01	43000	0001101001011001101001	11
23700	100001101011001101001	01	43018	0001101001011001101001	01
24000	0000011001011001101001	01	43700	1001101001011001101001	01
24063	0000011001011001101001	11	44000	0001101001011001101001	01
24700	1000011001011001101001	11	44063	0001101001011001101001	11
25000	000011001011001101001	11	44700	1001101001011001101001	11
25018	000011001011001101001	11	45000	0001101001011001101001	11
25700	000011001011001101001	01	45018	0001101001011001101001	01
26000	1000011001011001101001	01	45700	1001101001011001101001	01
26063	0000110000011001101001	11	46000	0000101001011001101001	01
26700	1000110000011001101001	11	46063	0000101001011001101001	11
27000	0000110001011001101001	11	46700	1000101001011001101001	11
27018	0000110001011001101001	01	47000	0000101011011001101001	11
27700	1000110001011001101001	01	47018	0000101011011001101001	01
28000	0001110001011001101001	01	47700	1000101011011001101001	01
28063	0001110001011001101001	11	48000	0000101001011001101001	01
28700	1001110001011001101001	11	48063	0000101001011001101001	11
29000	000111000101101101001	11	48700	1000101001011001101001	11
29018	000111000101101101001	01	49000	0000001001011001101001	11
29700	100111000101101101001	01	49018	0000001001011001101001	01
30000	0001110001011001101001	01	49700	1000001001011001101001	01
30063	0001110001011001101001	11	50000	0000001001011001101001	01
30700	1001110001011001101001	11			
31000	0011110001011001101001	11			
31018	0011110001011001101001	01			
31700	1011110001011001101001	01			
32000	0011110001011001101000	01			
32063	0011110001011001101000	11			
32700	1011110001011001101000	11			
33000	0011110001011001101001	11			
33018	0011110001011001101001	01			
33700	1011110001011001101001	01			
34000	0010110001011001101001	01			
34063	0010110001011001101001	11			
34700	1010110001011001101001	11			
35000	0010110001011001111001	11			
35018	0010110001011001111001	01			
35700	1010110001011001111001	01			
36000	0010110001011001101001	01			
36063	0010110001011001101001	11			
36700	1010110001011001101001	11			
37000	001010001011001101001	11			
37018	001010001011001101001	01			
37700	101010001011001101001	01			
38000	0010100010110010001001	01			
38063	0010100010110010001001	11			
38700	1010100010110010001001	11			
39000	0010100010110010001001	11			
39018	0010100010110010001001	11			
39700	1010100010110010001001	01			
40000	0011101001011001101001	01			

FIGURE A19 CONTINUED

```

/****
*
* DESIGN PATH /USER/CLASS/MUX16 DATE 24 MAY 1988 13:30
*
* COMPANY   ___AMCC_____   CIRCUIT_NAME  __16:1 MUX__
*
* ARRAY    __05000 SERIES PO#  ___-_____   REV   _____
*
* DESIGNER  ___DEW_____
*
* What tests does this control file support:  _____
*
* __PARAMETRIC TESTS - ALL_____
*
****/

```

```

/**** Configuration section ****/

```

```

$CONFIGURATION

```

```

GATE_ACTIVITY_LEVEL := 100;
IMMEDIATE_ACTIVITY_LEVEL := 100;
TIMING_CHECK := 1;

```

```

/**** Signal generator section ****/

```

```

$SIGNAL_GENERATORS

```

```

@MUX16/3:DAT0 := @0:F1, @10000:F0, @20000:F1;
@MUX16/3:DAT1 := @0:F1, @30000:F0, @40000:F1;
@MUX16/3:DAT2 := @0:F1, @50000:F0, @60000:F1;
@MUX16/3:DAT3 := @0:F1, @70000:F0, @80000:F1;
@MUX16/3:DAT4 := @0:F1, @90000:F0, @100000:F1;
@MUX16/3:DAT5 := @0:F1, @110000:F0, @120000:F1;
@MUX16/3:DAT6 := @0:F1, @130000:F0, @140000:F1;
@MUX16/3:DAT7 := @0:F1, @150000:F0, @160000:F1;
@MUX16/3:DAT8 := @0:F1, @170000:F0, @180000:F1;
@MUX16/3:DAT9 := @0:F1, @190000:F0, @200000:F1;
@MUX16/3:DAT10 := @0:F1, @210000:F0, @220000:F1;
@MUX16/3:DAT11 := @0:F1, @230000:F0, @240000:F1;
@MUX16/3:DAT12 := @0:F1, @250000:F0, @260000:F1;
@MUX16/3:DAT13 := @0:F1, @270000:F0, @280000:F1;
@MUX16/3:DAT14 := @0:F1, @290000:F0, @300000:F1;
@MUX16/3:DAT15 := @0:F1, @310000:F0, @320000:F1;

```

```

@MUX16/2:EXTCLK := @0:F1, @330000:F0, @340000:F1;

```

```

@MUX16/2:EXTRST := @0:F1, @350000:F0, @360000:F1;

```

```

@MUX16/3:SELCT0 := @0:F1, @370000:F0, @380000:F1;

```

```

@MUX16/3:SELCT1 := @0:F1, @390000:F0, @400000:F1;

```

```

@MUX16/3:SELCT2 := @0:F1, @410000:F0, @420000:F1;

```

```

@MUX16/3:SELCT3 := @0:F1, @430000:F0, @440000:F1;

```

```

@MUX16/4:IN001 := @0:F1;

```

```

/* ===== */

```

SOM_MCF.SING edited for Parametric Vectors

FIGURE A20

\$OUTPUTS

FILE /USER/CLASS/MUX16/FUNCTION.VLAF <-

```
/* ----- */
/* LIST ALL PRIMARY INPUTS; EXCLUDE THERMAL DIODES, */
/* MONITOR POINTS AND VBxx MACRO SIGNALS */
/* ----- */
```

```
@MUX16/2:EXTCLK, EXTRST,
@MUX16/3:SELCT3, SELCT2, SELCT1, SELCT0,
@MUX16/3:DAT0, DAT1, DAT2, DAT3, DAT4, DAT5, DAT6, DAT7,
@MUX16/3:DAT8, DAT9, DAT10, DAT11, DAT12, DAT13, DAT14, DAT15,
```

```
/* ----- */
/* LIST ALL PRIMARY OUTPUTS; EXCLUDE THERMAL DIODES, */
/* MONITOR POINTS AND VBxx MACRO SIGNALS */
/* ----- */
```

```
@MUX16/2:YOUTPT,
@MUX16/4:PARAM;
```

```
/* ----- */
/* LIST INTERNAL 3-STATE ENABLES AND BIDIRECTIONAL */
/* ENABLES HERE */
/* IF ANY */
/* ----- */
```

\$END

FIGURE A20 CONTINUED

Date: 26 AUG 86 11:54 File: SIMFMTPR.Ø1

1***CIRCUIT IDENTIFICATION =

```
EESSSSDDDDDDDDDDDDDDDDDDD YP
XXEEEEAAAAAAAAAAAAAAAAAAAA OA
TLLLLLTTTTTTTTTTTTTTTTTTTT UR
CRCCCCØ123456789111111 TA
LSTTTT Ø12345 PM
KT321Ø T
```

TIME

```
9999 111111111111111111111111 ØØ
19999 111111Ø1111111111111111111 Ø1
29999 111111111111111111111111 ØØ
39999 1111111Ø111111111111111111 Ø1
49999 111111111111111111111111 ØØ
59999 111111111Ø111111111111111111 Ø1
69999 11111111111111111111111111 ØØ
79999 111111111Ø111111111111111111 Ø1
89999 11111111111111111111111111 ØØ
99999 11111111111Ø111111111111111111 Ø1
1Ø9999 11111111111111111111111111 ØØ
119999 111111111111Ø11111111111111111 Ø1
129999 11111111111111111111111111 ØØ
139999 11111111111111Ø1111111111111111 Ø1
149999 11111111111111111111111111 ØØ
159999 111111111111111Ø1111111111111111 Ø1
169999 11111111111111111111111111 ØØ
179999 111111111111111Ø1111111111111111 Ø1
189999 11111111111111111111111111 ØØ
199999 1111111111111111Ø1111111111111111 Ø1
2Ø9999 11111111111111111111111111 ØØ
219999 11111111111111111111Ø111111111111 Ø1
229999 11111111111111111111111111 ØØ
239999 11111111111111111111111111 Ø1
249999 11111111111111111111111111 ØØ
259999 11111111111111111111111111 Ø1
269999 11111111111111111111111111 ØØ
279999 11111111111111111111111111 Ø1
289999 11111111111111111111111111 ØØ
299999 11111111111111111111111111 Ø1
3Ø9999 11111111111111111111111111 ØØ
319999 11111111111111111111111111 Ø1
329999 11111111111111111111111111 ØØ
339999 Ø11111111111111111111111111 Ø1
349999 11111111111111111111111111 ØØ
359999 1Ø11111111111111111111111111 Ø1
369999 11111111111111111111111111 ØØ
379999 111111Ø11111111111111111111111 Ø1
389999 11111111111111111111111111 ØØ
399999 1111Ø1111111111111111111111111 Ø1
4Ø9999 11111111111111111111111111 ØØ
419999 111Ø11111111111111111111111111 Ø1
429999 11111111111111111111111111 ØØ
439999 11Ø11111111111111111111111111 Ø1
449999 11111111111111111111111111 ØØ
```

Parametric Vectors

(Sampled only)

FIGURE A21